* [PATCH v2 1/2] arm64: dts: mt8173: correct cpu type of cpu2 and cpu3 to cortex-a72
@ 2019-02-25 6:51 Seiya Wang
2019-02-25 6:51 ` [PATCH v2 2/2] clk: mediatek: correct cpu clock name for MT8173 SoC Seiya Wang
` (2 more replies)
0 siblings, 3 replies; 7+ messages in thread
From: Seiya Wang @ 2019-02-25 6:51 UTC (permalink / raw)
To: Stephen Boyd, Mark Rutland, Matthias Brugger, Michael Turquette,
Rob Herring
Cc: devicetree, linux-arm-kernel, linux-mediatek, linux-kernel,
linux-clk, Seiya Wang
The cpu type of cpu2 and cpu3 should be cortex-a72, not cortex-a57.
Signed-off-by: Seiya Wang <seiya.wang@mediatek.com>
---
arch/arm64/boot/dts/mediatek/mt8173.dtsi | 8 ++++----
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/arch/arm64/boot/dts/mediatek/mt8173.dtsi b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
index 44374c506a1c..99675c51577a 100644
--- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
@@ -178,12 +178,12 @@
cpu2: cpu@100 {
device_type = "cpu";
- compatible = "arm,cortex-a57";
+ compatible = "arm,cortex-a72";
reg = <0x100>;
enable-method = "psci";
cpu-idle-states = <&CPU_SLEEP_0>;
#cooling-cells = <2>;
- clocks = <&infracfg CLK_INFRA_CA57SEL>,
+ clocks = <&infracfg CLK_INFRA_CA72SEL>,
<&apmixedsys CLK_APMIXED_MAINPLL>;
clock-names = "cpu", "intermediate";
operating-points-v2 = <&cluster1_opp>;
@@ -191,12 +191,12 @@
cpu3: cpu@101 {
device_type = "cpu";
- compatible = "arm,cortex-a57";
+ compatible = "arm,cortex-a72";
reg = <0x101>;
enable-method = "psci";
cpu-idle-states = <&CPU_SLEEP_0>;
#cooling-cells = <2>;
- clocks = <&infracfg CLK_INFRA_CA57SEL>,
+ clocks = <&infracfg CLK_INFRA_CA72SEL>,
<&apmixedsys CLK_APMIXED_MAINPLL>;
clock-names = "cpu", "intermediate";
operating-points-v2 = <&cluster1_opp>;
--
2.14.1
^ permalink raw reply related [flat|nested] 7+ messages in thread
* [PATCH v2 2/2] clk: mediatek: correct cpu clock name for MT8173 SoC
2019-02-25 6:51 [PATCH v2 1/2] arm64: dts: mt8173: correct cpu type of cpu2 and cpu3 to cortex-a72 Seiya Wang
@ 2019-02-25 6:51 ` Seiya Wang
2019-02-26 18:17 ` Stephen Boyd
2019-02-26 18:18 ` Stephen Boyd
2019-03-26 10:33 ` [PATCH v2 1/2] arm64: dts: mt8173: correct cpu type of cpu2 and cpu3 to cortex-a72 Seiya Wang
2019-04-16 8:10 ` Matthias Brugger
2 siblings, 2 replies; 7+ messages in thread
From: Seiya Wang @ 2019-02-25 6:51 UTC (permalink / raw)
To: Stephen Boyd, Mark Rutland, Matthias Brugger, Michael Turquette,
Rob Herring
Cc: devicetree, linux-arm-kernel, linux-mediatek, linux-kernel,
linux-clk, Seiya Wang
Correct cpu clock name from ca57 to ca72 since MT8173 does use cortex-a72.
Signed-off-by: Seiya Wang <seiya.wang@mediatek.com>
Reviewed-by: Matthias Brugger <matthias.bgg@gmail.com>
Acked-by: Stephen Boyd <sboyd@kernel.org>
---
drivers/clk/mediatek/clk-mt8173.c | 4 ++--
include/dt-bindings/clock/mt8173-clk.h | 3 ++-
2 files changed, 4 insertions(+), 3 deletions(-)
diff --git a/drivers/clk/mediatek/clk-mt8173.c b/drivers/clk/mediatek/clk-mt8173.c
index 96c292c3e440..deedeb3ea33b 100644
--- a/drivers/clk/mediatek/clk-mt8173.c
+++ b/drivers/clk/mediatek/clk-mt8173.c
@@ -533,7 +533,7 @@ static const char * const ca53_parents[] __initconst = {
"univpll"
};
-static const char * const ca57_parents[] __initconst = {
+static const char * const ca72_parents[] __initconst = {
"clk26m",
"armca15pll",
"mainpll",
@@ -542,7 +542,7 @@ static const char * const ca57_parents[] __initconst = {
static const struct mtk_composite cpu_muxes[] __initconst = {
MUX(CLK_INFRA_CA53SEL, "infra_ca53_sel", ca53_parents, 0x0000, 0, 2),
- MUX(CLK_INFRA_CA57SEL, "infra_ca57_sel", ca57_parents, 0x0000, 2, 2),
+ MUX(CLK_INFRA_CA72SEL, "infra_ca72_sel", ca72_parents, 0x0000, 2, 2),
};
static const struct mtk_composite top_muxes[] __initconst = {
diff --git a/include/dt-bindings/clock/mt8173-clk.h b/include/dt-bindings/clock/mt8173-clk.h
index 8aea623dd518..76e4e5b65353 100644
--- a/include/dt-bindings/clock/mt8173-clk.h
+++ b/include/dt-bindings/clock/mt8173-clk.h
@@ -194,7 +194,8 @@
#define CLK_INFRA_PMICWRAP 11
#define CLK_INFRA_CLK_13M 12
#define CLK_INFRA_CA53SEL 13
-#define CLK_INFRA_CA57SEL 14
+#define CLK_INFRA_CA57SEL 14 /* Deprecated. Don't use it. */
+#define CLK_INFRA_CA72SEL 14
#define CLK_INFRA_NR_CLK 15
/* PERI_SYS */
--
2.14.1
^ permalink raw reply related [flat|nested] 7+ messages in thread
* Re: [PATCH v2 2/2] clk: mediatek: correct cpu clock name for MT8173 SoC
2019-02-25 6:51 ` [PATCH v2 2/2] clk: mediatek: correct cpu clock name for MT8173 SoC Seiya Wang
@ 2019-02-26 18:17 ` Stephen Boyd
2019-02-26 18:18 ` Stephen Boyd
1 sibling, 0 replies; 7+ messages in thread
From: Stephen Boyd @ 2019-02-26 18:17 UTC (permalink / raw)
To: Mark Rutland, Matthias Brugger, Michael Turquette, Rob Herring,
Seiya Wang
Cc: devicetree, linux-arm-kernel, linux-mediatek, linux-kernel,
linux-clk, Seiya Wang
Quoting Seiya Wang (2019-02-24 22:51:12)
> Correct cpu clock name from ca57 to ca72 since MT8173 does use cortex-a72.
>
> Signed-off-by: Seiya Wang <seiya.wang@mediatek.com>
> Reviewed-by: Matthias Brugger <matthias.bgg@gmail.com>
> Acked-by: Stephen Boyd <sboyd@kernel.org>
> ---
Applied to clk-next
^ permalink raw reply [flat|nested] 7+ messages in thread
* Re: [PATCH v2 2/2] clk: mediatek: correct cpu clock name for MT8173 SoC
2019-02-25 6:51 ` [PATCH v2 2/2] clk: mediatek: correct cpu clock name for MT8173 SoC Seiya Wang
2019-02-26 18:17 ` Stephen Boyd
@ 2019-02-26 18:18 ` Stephen Boyd
2019-02-28 2:03 ` Seiya Wang
1 sibling, 1 reply; 7+ messages in thread
From: Stephen Boyd @ 2019-02-26 18:18 UTC (permalink / raw)
To: Mark Rutland, Matthias Brugger, Michael Turquette, Rob Herring,
Seiya Wang
Cc: devicetree, linux-arm-kernel, linux-mediatek, linux-kernel,
linux-clk, Seiya Wang
Quoting Seiya Wang (2019-02-24 22:51:12)
> diff --git a/include/dt-bindings/clock/mt8173-clk.h b/include/dt-bindings/clock/mt8173-clk.h
> index 8aea623dd518..76e4e5b65353 100644
> --- a/include/dt-bindings/clock/mt8173-clk.h
> +++ b/include/dt-bindings/clock/mt8173-clk.h
> @@ -194,7 +194,8 @@
> #define CLK_INFRA_PMICWRAP 11
> #define CLK_INFRA_CLK_13M 12
> #define CLK_INFRA_CA53SEL 13
> -#define CLK_INFRA_CA57SEL 14
> +#define CLK_INFRA_CA57SEL 14 /* Deprecated. Don't use it. */
> +#define CLK_INFRA_CA72SEL 14
Also, please send a followup patch to remove the deprecated define later
when the dts file is fixed up.
^ permalink raw reply [flat|nested] 7+ messages in thread
* Re: [PATCH v2 2/2] clk: mediatek: correct cpu clock name for MT8173 SoC
2019-02-26 18:18 ` Stephen Boyd
@ 2019-02-28 2:03 ` Seiya Wang
0 siblings, 0 replies; 7+ messages in thread
From: Seiya Wang @ 2019-02-28 2:03 UTC (permalink / raw)
To: Stephen Boyd
Cc: Mark Rutland, Matthias Brugger, Michael Turquette, Rob Herring,
devicetree, linux-arm-kernel, linux-mediatek, linux-kernel,
linux-clk
On Tue, 2019-02-26 at 10:18 -0800, Stephen Boyd wrote:
> Quoting Seiya Wang (2019-02-24 22:51:12)
> > diff --git a/include/dt-bindings/clock/mt8173-clk.h b/include/dt-bindings/clock/mt8173-clk.h
> > index 8aea623dd518..76e4e5b65353 100644
> > --- a/include/dt-bindings/clock/mt8173-clk.h
> > +++ b/include/dt-bindings/clock/mt8173-clk.h
> > @@ -194,7 +194,8 @@
> > #define CLK_INFRA_PMICWRAP 11
> > #define CLK_INFRA_CLK_13M 12
> > #define CLK_INFRA_CA53SEL 13
> > -#define CLK_INFRA_CA57SEL 14
> > +#define CLK_INFRA_CA57SEL 14 /* Deprecated. Don't use it. */
> > +#define CLK_INFRA_CA72SEL 14
>
> Also, please send a followup patch to remove the deprecated define later
> when the dts file is fixed up.
>
Sure. Thank you so much~
^ permalink raw reply [flat|nested] 7+ messages in thread
* Re: [PATCH v2 1/2] arm64: dts: mt8173: correct cpu type of cpu2 and cpu3 to cortex-a72
2019-02-25 6:51 [PATCH v2 1/2] arm64: dts: mt8173: correct cpu type of cpu2 and cpu3 to cortex-a72 Seiya Wang
2019-02-25 6:51 ` [PATCH v2 2/2] clk: mediatek: correct cpu clock name for MT8173 SoC Seiya Wang
@ 2019-03-26 10:33 ` Seiya Wang
2019-04-16 8:10 ` Matthias Brugger
2 siblings, 0 replies; 7+ messages in thread
From: Seiya Wang @ 2019-03-26 10:33 UTC (permalink / raw)
To: Stephen Boyd
Cc: Mark Rutland, Matthias Brugger, Michael Turquette, Rob Herring,
devicetree, linux-arm-kernel, linux-mediatek, linux-kernel,
linux-clk
On Mon, 2019-02-25 at 14:51 +0800, Seiya Wang wrote:
> The cpu type of cpu2 and cpu3 should be cortex-a72, not cortex-a57.
>
> Signed-off-by: Seiya Wang <seiya.wang@mediatek.com>
> ---
> arch/arm64/boot/dts/mediatek/mt8173.dtsi | 8 ++++----
> 1 file changed, 4 insertions(+), 4 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/mediatek/mt8173.dtsi b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> index 44374c506a1c..99675c51577a 100644
> --- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> @@ -178,12 +178,12 @@
>
> cpu2: cpu@100 {
> device_type = "cpu";
> - compatible = "arm,cortex-a57";
> + compatible = "arm,cortex-a72";
> reg = <0x100>;
> enable-method = "psci";
> cpu-idle-states = <&CPU_SLEEP_0>;
> #cooling-cells = <2>;
> - clocks = <&infracfg CLK_INFRA_CA57SEL>,
> + clocks = <&infracfg CLK_INFRA_CA72SEL>,
> <&apmixedsys CLK_APMIXED_MAINPLL>;
> clock-names = "cpu", "intermediate";
> operating-points-v2 = <&cluster1_opp>;
> @@ -191,12 +191,12 @@
>
> cpu3: cpu@101 {
> device_type = "cpu";
> - compatible = "arm,cortex-a57";
> + compatible = "arm,cortex-a72";
> reg = <0x101>;
> enable-method = "psci";
> cpu-idle-states = <&CPU_SLEEP_0>;
> #cooling-cells = <2>;
> - clocks = <&infracfg CLK_INFRA_CA57SEL>,
> + clocks = <&infracfg CLK_INFRA_CA72SEL>,
> <&apmixedsys CLK_APMIXED_MAINPLL>;
> clock-names = "cpu", "intermediate";
> operating-points-v2 = <&cluster1_opp>;
Since CLK_INFRA_CA72SEL has been added in mt8173-clk.h , please review
this patch. Thanks.
^ permalink raw reply [flat|nested] 7+ messages in thread
* Re: [PATCH v2 1/2] arm64: dts: mt8173: correct cpu type of cpu2 and cpu3 to cortex-a72
2019-02-25 6:51 [PATCH v2 1/2] arm64: dts: mt8173: correct cpu type of cpu2 and cpu3 to cortex-a72 Seiya Wang
2019-02-25 6:51 ` [PATCH v2 2/2] clk: mediatek: correct cpu clock name for MT8173 SoC Seiya Wang
2019-03-26 10:33 ` [PATCH v2 1/2] arm64: dts: mt8173: correct cpu type of cpu2 and cpu3 to cortex-a72 Seiya Wang
@ 2019-04-16 8:10 ` Matthias Brugger
2 siblings, 0 replies; 7+ messages in thread
From: Matthias Brugger @ 2019-04-16 8:10 UTC (permalink / raw)
To: Seiya Wang, Stephen Boyd, Mark Rutland, Michael Turquette, Rob Herring
Cc: devicetree, linux-arm-kernel, linux-mediatek, linux-kernel, linux-clk
On 25/02/2019 07:51, Seiya Wang wrote:
> The cpu type of cpu2 and cpu3 should be cortex-a72, not cortex-a57.
>
> Signed-off-by: Seiya Wang <seiya.wang@mediatek.com>
> ---
> arch/arm64/boot/dts/mediatek/mt8173.dtsi | 8 ++++----
> 1 file changed, 4 insertions(+), 4 deletions(-)
>
applied to v5.1-next/dts64
Sorry for the late answer.
> diff --git a/arch/arm64/boot/dts/mediatek/mt8173.dtsi b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> index 44374c506a1c..99675c51577a 100644
> --- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> @@ -178,12 +178,12 @@
>
> cpu2: cpu@100 {
> device_type = "cpu";
> - compatible = "arm,cortex-a57";
> + compatible = "arm,cortex-a72";
> reg = <0x100>;
> enable-method = "psci";
> cpu-idle-states = <&CPU_SLEEP_0>;
> #cooling-cells = <2>;
> - clocks = <&infracfg CLK_INFRA_CA57SEL>,
> + clocks = <&infracfg CLK_INFRA_CA72SEL>,
> <&apmixedsys CLK_APMIXED_MAINPLL>;
> clock-names = "cpu", "intermediate";
> operating-points-v2 = <&cluster1_opp>;
> @@ -191,12 +191,12 @@
>
> cpu3: cpu@101 {
> device_type = "cpu";
> - compatible = "arm,cortex-a57";
> + compatible = "arm,cortex-a72";
> reg = <0x101>;
> enable-method = "psci";
> cpu-idle-states = <&CPU_SLEEP_0>;
> #cooling-cells = <2>;
> - clocks = <&infracfg CLK_INFRA_CA57SEL>,
> + clocks = <&infracfg CLK_INFRA_CA72SEL>,
> <&apmixedsys CLK_APMIXED_MAINPLL>;
> clock-names = "cpu", "intermediate";
> operating-points-v2 = <&cluster1_opp>;
>
^ permalink raw reply [flat|nested] 7+ messages in thread
end of thread, other threads:[~2019-04-16 8:11 UTC | newest]
Thread overview: 7+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-02-25 6:51 [PATCH v2 1/2] arm64: dts: mt8173: correct cpu type of cpu2 and cpu3 to cortex-a72 Seiya Wang
2019-02-25 6:51 ` [PATCH v2 2/2] clk: mediatek: correct cpu clock name for MT8173 SoC Seiya Wang
2019-02-26 18:17 ` Stephen Boyd
2019-02-26 18:18 ` Stephen Boyd
2019-02-28 2:03 ` Seiya Wang
2019-03-26 10:33 ` [PATCH v2 1/2] arm64: dts: mt8173: correct cpu type of cpu2 and cpu3 to cortex-a72 Seiya Wang
2019-04-16 8:10 ` Matthias Brugger
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).