* [PATCH] riscv: Add cpu topology DT entry.
@ 2019-06-24 22:38 Atish Patra
2019-06-25 9:39 ` Palmer Dabbelt
0 siblings, 1 reply; 2+ messages in thread
From: Atish Patra @ 2019-06-24 22:38 UTC (permalink / raw)
To: linux-kernel
Cc: Atish Patra, Albert Ou, Anup Patel, devicetree, linux-riscv,
Mark Rutland, Palmer Dabbelt, Paul Walmsley, Rob Herring,
Yash Shah
Currently, there is no CPU topology defined for RISC-V.
The following series adds topology support in RISC-V.
http://lists.infradead.org/pipermail/linux-riscv/2019-June/005072.html
Add a DT node for unleashed that describes the CPU topology
present in HiFive Unleashed.
Signed-off-by: Atish Patra <atish.patra@wdc.com>
---
arch/riscv/boot/dts/sifive/fu540-c000.dtsi | 18 ++++++++++++++++++
1 file changed, 18 insertions(+)
diff --git a/arch/riscv/boot/dts/sifive/fu540-c000.dtsi b/arch/riscv/boot/dts/sifive/fu540-c000.dtsi
index 83f40b00ab63..907564f4f07a 100644
--- a/arch/riscv/boot/dts/sifive/fu540-c000.dtsi
+++ b/arch/riscv/boot/dts/sifive/fu540-c000.dtsi
@@ -22,6 +22,24 @@
#address-cells = <1>;
#size-cells = <0>;
timebase-frequency = <1000000>;
+
+ cpu-map {
+ cluster0 {
+ core0 {
+ cpu = <&cpu1>;
+ };
+ core1 {
+ cpu = <&cpu2>;
+ };
+ core2 {
+ cpu = <&cpu3>;
+ };
+ core3 {
+ cpu = <&cpu4>;
+ };
+ };
+ };
+
cpu0: cpu@0 {
compatible = "sifive,e51", "sifive,rocket0", "riscv";
device_type = "cpu";
--
2.21.0
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH] riscv: Add cpu topology DT entry.
2019-06-24 22:38 [PATCH] riscv: Add cpu topology DT entry Atish Patra
@ 2019-06-25 9:39 ` Palmer Dabbelt
0 siblings, 0 replies; 2+ messages in thread
From: Palmer Dabbelt @ 2019-06-25 9:39 UTC (permalink / raw)
To: Atish Patra
Cc: linux-kernel, mark.rutland, devicetree, aou, anup, Atish Patra,
yash.shah, robh+dt, Paul Walmsley, linux-riscv
On Mon, 24 Jun 2019 15:38:19 PDT (-0700), Atish Patra wrote:
> Currently, there is no CPU topology defined for RISC-V.
> The following series adds topology support in RISC-V.
>
> http://lists.infradead.org/pipermail/linux-riscv/2019-June/005072.html
>
> Add a DT node for unleashed that describes the CPU topology
> present in HiFive Unleashed.
>
> Signed-off-by: Atish Patra <atish.patra@wdc.com>
> ---
> arch/riscv/boot/dts/sifive/fu540-c000.dtsi | 18 ++++++++++++++++++
> 1 file changed, 18 insertions(+)
>
> diff --git a/arch/riscv/boot/dts/sifive/fu540-c000.dtsi b/arch/riscv/boot/dts/sifive/fu540-c000.dtsi
> index 83f40b00ab63..907564f4f07a 100644
> --- a/arch/riscv/boot/dts/sifive/fu540-c000.dtsi
> +++ b/arch/riscv/boot/dts/sifive/fu540-c000.dtsi
> @@ -22,6 +22,24 @@
> #address-cells = <1>;
> #size-cells = <0>;
> timebase-frequency = <1000000>;
> +
> + cpu-map {
> + cluster0 {
> + core0 {
> + cpu = <&cpu1>;
> + };
> + core1 {
> + cpu = <&cpu2>;
> + };
> + core2 {
> + cpu = <&cpu3>;
> + };
> + core3 {
> + cpu = <&cpu4>;
> + };
> + };
> + };
> +
> cpu0: cpu@0 {
> compatible = "sifive,e51", "sifive,rocket0", "riscv";
> device_type = "cpu";
Reviewed-by: Palmer Dabbelt <palmer@sifive.com>
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2019-06-25 9:39 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-06-24 22:38 [PATCH] riscv: Add cpu topology DT entry Atish Patra
2019-06-25 9:39 ` Palmer Dabbelt
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).