* [PATCHv2 1/3] dt-bindings: pci: layerscape-pci: add compatible strings "fsl,ls1028a-pcie" @ 2019-08-05 4:04 Xiaowei Bao 2019-08-05 4:04 ` [PATCHv2 2/3] arm64: dts: ls1028a: Add PCIe controller DT nodes Xiaowei Bao 2019-08-05 4:04 ` [PATCHv2 3/3] PCI: layerscape: Add LS1028a support Xiaowei Bao 0 siblings, 2 replies; 4+ messages in thread From: Xiaowei Bao @ 2019-08-05 4:04 UTC (permalink / raw) To: bhelgaas, robh+dt, mark.rutland, shawnguo, leoyang.li, kishon, lorenzo.pieralisi, arnd, gregkh, minghuan.Lian, mingkai.hu, zhiqiang.hou, roy.zang, kstewart, pombredanne, shawn.lin, linux-pci, devicetree, linux-kernel, linux-arm-kernel, linuxppc-dev Cc: Xiaowei Bao Add the PCIe compatible string for LS1028A Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com> --- v2: - no change. Documentation/devicetree/bindings/pci/layerscape-pci.txt | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/pci/layerscape-pci.txt b/Documentation/devicetree/bindings/pci/layerscape-pci.txt index e20ceaa..99a386e 100644 --- a/Documentation/devicetree/bindings/pci/layerscape-pci.txt +++ b/Documentation/devicetree/bindings/pci/layerscape-pci.txt @@ -21,6 +21,7 @@ Required properties: "fsl,ls1046a-pcie" "fsl,ls1043a-pcie" "fsl,ls1012a-pcie" + "fsl,ls1028a-pcie" EP mode: "fsl,ls1046a-pcie-ep", "fsl,ls-pcie-ep" - reg: base addresses and lengths of the PCIe controller register blocks. -- 2.9.5 ^ permalink raw reply related [flat|nested] 4+ messages in thread
* [PATCHv2 2/3] arm64: dts: ls1028a: Add PCIe controller DT nodes 2019-08-05 4:04 [PATCHv2 1/3] dt-bindings: pci: layerscape-pci: add compatible strings "fsl,ls1028a-pcie" Xiaowei Bao @ 2019-08-05 4:04 ` Xiaowei Bao 2019-08-05 4:04 ` [PATCHv2 3/3] PCI: layerscape: Add LS1028a support Xiaowei Bao 1 sibling, 0 replies; 4+ messages in thread From: Xiaowei Bao @ 2019-08-05 4:04 UTC (permalink / raw) To: bhelgaas, robh+dt, mark.rutland, shawnguo, leoyang.li, kishon, lorenzo.pieralisi, arnd, gregkh, minghuan.Lian, mingkai.hu, zhiqiang.hou, roy.zang, kstewart, pombredanne, shawn.lin, linux-pci, devicetree, linux-kernel, linux-arm-kernel, linuxppc-dev Cc: Xiaowei Bao LS1028a implements 2 PCIe 3.0 controllers. Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com> --- v2: - Fix up the legacy INTx allocate failed issue. arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi | 52 ++++++++++++++++++++++++++ 1 file changed, 52 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi index aef5b06..0b542ed 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi @@ -503,6 +503,58 @@ status = "disabled"; }; + pcie@3400000 { + compatible = "fsl,ls1028a-pcie"; + reg = <0x00 0x03400000 0x0 0x00100000 /* controller registers */ + 0x80 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>, /* PME interrupt */ + <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>; /* aer interrupt */ + interrupt-names = "pme", "aer"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + dma-coherent; + num-lanes = <4>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x80 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x80 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&its>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 0 GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>, + <0000 0 0 2 &gic 0 0 GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>, + <0000 0 0 3 &gic 0 0 GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>, + <0000 0 0 4 &gic 0 0 GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>; + status = "disabled"; + }; + + pcie@3500000 { + compatible = "fsl,ls1028a-pcie"; + reg = <0x00 0x03500000 0x0 0x00100000 /* controller registers */ + 0x88 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "pme", "aer"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + dma-coherent; + num-lanes = <4>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x88 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x88 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&its>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 0 GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>, + <0000 0 0 2 &gic 0 0 GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>, + <0000 0 0 3 &gic 0 0 GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>, + <0000 0 0 4 &gic 0 0 GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>; + status = "disabled"; + }; + pcie@1f0000000 { /* Integrated Endpoint Root Complex */ compatible = "pci-host-ecam-generic"; reg = <0x01 0xf0000000 0x0 0x100000>; -- 2.9.5 ^ permalink raw reply related [flat|nested] 4+ messages in thread
* [PATCHv2 3/3] PCI: layerscape: Add LS1028a support 2019-08-05 4:04 [PATCHv2 1/3] dt-bindings: pci: layerscape-pci: add compatible strings "fsl,ls1028a-pcie" Xiaowei Bao 2019-08-05 4:04 ` [PATCHv2 2/3] arm64: dts: ls1028a: Add PCIe controller DT nodes Xiaowei Bao @ 2019-08-05 4:04 ` Xiaowei Bao 2019-08-06 4:39 ` Z.q. Hou 1 sibling, 1 reply; 4+ messages in thread From: Xiaowei Bao @ 2019-08-05 4:04 UTC (permalink / raw) To: bhelgaas, robh+dt, mark.rutland, shawnguo, leoyang.li, kishon, lorenzo.pieralisi, arnd, gregkh, minghuan.Lian, mingkai.hu, zhiqiang.hou, roy.zang, kstewart, pombredanne, shawn.lin, linux-pci, devicetree, linux-kernel, linux-arm-kernel, linuxppc-dev Cc: Xiaowei Bao Add support for the LS1028a PCIe controller. Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com> --- v2: - no change. drivers/pci/controller/dwc/pci-layerscape.c | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/drivers/pci/controller/dwc/pci-layerscape.c b/drivers/pci/controller/dwc/pci-layerscape.c index 3a5fa26..8c556e1 100644 --- a/drivers/pci/controller/dwc/pci-layerscape.c +++ b/drivers/pci/controller/dwc/pci-layerscape.c @@ -236,6 +236,14 @@ static const struct ls_pcie_drvdata ls1043_drvdata = { .dw_pcie_ops = &dw_ls_pcie_ops, }; +static const struct ls_pcie_drvdata ls1028a_drvdata = { + .lut_offset = 0x80000, + .ltssm_shift = 0, + .lut_dbg = 0x407fc, + .ops = &ls_pcie_host_ops, + .dw_pcie_ops = &dw_ls_pcie_ops, +}; + static const struct ls_pcie_drvdata ls1046_drvdata = { .lut_offset = 0x80000, .ltssm_shift = 24, @@ -263,6 +271,7 @@ static const struct ls_pcie_drvdata ls2088_drvdata = { static const struct of_device_id ls_pcie_of_match[] = { { .compatible = "fsl,ls1012a-pcie", .data = &ls1046_drvdata }, { .compatible = "fsl,ls1021a-pcie", .data = &ls1021_drvdata }, + { .compatible = "fsl,ls1028a-pcie", .data = &ls1028a_drvdata }, { .compatible = "fsl,ls1043a-pcie", .data = &ls1043_drvdata }, { .compatible = "fsl,ls1046a-pcie", .data = &ls1046_drvdata }, { .compatible = "fsl,ls2080a-pcie", .data = &ls2080_drvdata }, -- 2.9.5 ^ permalink raw reply related [flat|nested] 4+ messages in thread
* RE: [PATCHv2 3/3] PCI: layerscape: Add LS1028a support 2019-08-05 4:04 ` [PATCHv2 3/3] PCI: layerscape: Add LS1028a support Xiaowei Bao @ 2019-08-06 4:39 ` Z.q. Hou 0 siblings, 0 replies; 4+ messages in thread From: Z.q. Hou @ 2019-08-06 4:39 UTC (permalink / raw) To: Xiaowei Bao, bhelgaas, robh+dt, mark.rutland, shawnguo, Leo Li, kishon, lorenzo.pieralisi, arnd, gregkh, M.h. Lian, Mingkai Hu, Roy Zang, kstewart, pombredanne, shawn.lin, linux-pci, devicetree, linux-kernel, linux-arm-kernel, linuxppc-dev Cc: Xiaowei Bao Hi Xiaowei, > -----Original Message----- > From: Xiaowei Bao [mailto:xiaowei.bao@nxp.com] > Sent: 2019年8月5日 12:05 > To: bhelgaas@google.com; robh+dt@kernel.org; mark.rutland@arm.com; > shawnguo@kernel.org; Leo Li <leoyang.li@nxp.com>; kishon@ti.com; > lorenzo.pieralisi@arm.com; arnd@arndb.de; gregkh@linuxfoundation.org; > M.h. Lian <minghuan.lian@nxp.com>; Mingkai Hu <mingkai.hu@nxp.com>; > Z.q. Hou <zhiqiang.hou@nxp.com>; Roy Zang <roy.zang@nxp.com>; > kstewart@linuxfoundation.org; pombredanne@nexb.com; > shawn.lin@rock-chips.com; linux-pci@vger.kernel.org; > devicetree@vger.kernel.org; linux-kernel@vger.kernel.org; > linux-arm-kernel@lists.infradead.org; linuxppc-dev@lists.ozlabs.org > Cc: Xiaowei Bao <xiaowei.bao@nxp.com> > Subject: [PATCHv2 3/3] PCI: layerscape: Add LS1028a support > > Add support for the LS1028a PCIe controller. > > Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com> > --- > v2: > - no change. > > drivers/pci/controller/dwc/pci-layerscape.c | 9 +++++++++ > 1 file changed, 9 insertions(+) > > diff --git a/drivers/pci/controller/dwc/pci-layerscape.c > b/drivers/pci/controller/dwc/pci-layerscape.c > index 3a5fa26..8c556e1 100644 > --- a/drivers/pci/controller/dwc/pci-layerscape.c > +++ b/drivers/pci/controller/dwc/pci-layerscape.c > @@ -236,6 +236,14 @@ static const struct ls_pcie_drvdata ls1043_drvdata = > { > .dw_pcie_ops = &dw_ls_pcie_ops, > }; > > +static const struct ls_pcie_drvdata ls1028a_drvdata = { > + .lut_offset = 0x80000, > + .ltssm_shift = 0, > + .lut_dbg = 0x407fc, > + .ops = &ls_pcie_host_ops, > + .dw_pcie_ops = &dw_ls_pcie_ops, > +}; > + Reuse the driver data structure of LS2088 instead add a new one. - Zhiqiang > static const struct ls_pcie_drvdata ls1046_drvdata = { > .lut_offset = 0x80000, > .ltssm_shift = 24, > @@ -263,6 +271,7 @@ static const struct ls_pcie_drvdata ls2088_drvdata = > { static const struct of_device_id ls_pcie_of_match[] = { > { .compatible = "fsl,ls1012a-pcie", .data = &ls1046_drvdata }, > { .compatible = "fsl,ls1021a-pcie", .data = &ls1021_drvdata }, > + { .compatible = "fsl,ls1028a-pcie", .data = &ls1028a_drvdata }, > { .compatible = "fsl,ls1043a-pcie", .data = &ls1043_drvdata }, > { .compatible = "fsl,ls1046a-pcie", .data = &ls1046_drvdata }, > { .compatible = "fsl,ls2080a-pcie", .data = &ls2080_drvdata }, > -- > 2.9.5 ^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2019-08-06 4:39 UTC | newest] Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2019-08-05 4:04 [PATCHv2 1/3] dt-bindings: pci: layerscape-pci: add compatible strings "fsl,ls1028a-pcie" Xiaowei Bao 2019-08-05 4:04 ` [PATCHv2 2/3] arm64: dts: ls1028a: Add PCIe controller DT nodes Xiaowei Bao 2019-08-05 4:04 ` [PATCHv2 3/3] PCI: layerscape: Add LS1028a support Xiaowei Bao 2019-08-06 4:39 ` Z.q. Hou
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).