* [PATCH 0/2] irqchip/meson-gpio: add sm1 support
@ 2019-08-29 16:16 Jerome Brunet
2019-08-29 16:16 ` [PATCH 1/2] dt-bindings: interrupt-controller: new binding for the meson sm1 SoCs Jerome Brunet
` (2 more replies)
0 siblings, 3 replies; 7+ messages in thread
From: Jerome Brunet @ 2019-08-29 16:16 UTC (permalink / raw)
To: Thomas Gleixner, Jason Cooper, Marc Zyngier, Kevin Hilman
Cc: Jerome Brunet, linux-amlogic, devicetree, linux-kernel
This patchset adds support for the new sm1 SoC family in the Amlogic gpio
interrupt controller.
Jerome Brunet (2):
dt-bindings: interrupt-controller: new binding for the meson sm1 SoCs
irqchip/meson-gpio: Add support for meson sm1 SoCs
.../amlogic,meson-gpio-intc.txt | 1 +
drivers/irqchip/irq-meson-gpio.c | 52 ++++++++++++++-----
2 files changed, 39 insertions(+), 14 deletions(-)
--
2.21.0
^ permalink raw reply [flat|nested] 7+ messages in thread* [PATCH 1/2] dt-bindings: interrupt-controller: new binding for the meson sm1 SoCs 2019-08-29 16:16 [PATCH 0/2] irqchip/meson-gpio: add sm1 support Jerome Brunet @ 2019-08-29 16:16 ` Jerome Brunet 2019-09-06 11:08 ` [tip: irq/core] dt-bindings: interrupt-controller: New " tip-bot2 for Jerome Brunet 2019-08-29 16:16 ` [PATCH 2/2] irqchip/meson-gpio: Add support for " Jerome Brunet 2019-08-30 14:01 ` [PATCH 0/2] irqchip/meson-gpio: add sm1 support Marc Zyngier 2 siblings, 1 reply; 7+ messages in thread From: Jerome Brunet @ 2019-08-29 16:16 UTC (permalink / raw) To: Thomas Gleixner, Jason Cooper, Marc Zyngier, Kevin Hilman Cc: Jerome Brunet, linux-amlogic, devicetree, linux-kernel Update the dt-binding to add support for the sm1 SoC family in the amlogic GPIO interrupt controller driver. Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> --- .../bindings/interrupt-controller/amlogic,meson-gpio-intc.txt | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/interrupt-controller/amlogic,meson-gpio-intc.txt b/Documentation/devicetree/bindings/interrupt-controller/amlogic,meson-gpio-intc.txt index 7d531d5fff29..684bb1cd75ec 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/amlogic,meson-gpio-intc.txt +++ b/Documentation/devicetree/bindings/interrupt-controller/amlogic,meson-gpio-intc.txt @@ -16,6 +16,7 @@ Required properties: "amlogic,meson-gxl-gpio-intc" for GXL SoCs (S905X, S912) "amlogic,meson-axg-gpio-intc" for AXG SoCs (A113D, A113X) "amlogic,meson-g12a-gpio-intc" for G12A SoCs (S905D2, S905X2, S905Y2) + "amlogic,meson-sm1-gpio-intc" for SM1 SoCs (S905D3, S905X3, S905Y3) - reg : Specifies base physical address and size of the registers. - interrupt-controller : Identifies the node as an interrupt controller. - #interrupt-cells : Specifies the number of cells needed to encode an -- 2.21.0 ^ permalink raw reply related [flat|nested] 7+ messages in thread
* [tip: irq/core] dt-bindings: interrupt-controller: New binding for the meson sm1 SoCs 2019-08-29 16:16 ` [PATCH 1/2] dt-bindings: interrupt-controller: new binding for the meson sm1 SoCs Jerome Brunet @ 2019-09-06 11:08 ` tip-bot2 for Jerome Brunet 0 siblings, 0 replies; 7+ messages in thread From: tip-bot2 for Jerome Brunet @ 2019-09-06 11:08 UTC (permalink / raw) To: linux-tip-commits Cc: Jerome Brunet, Marc Zyngier, Ingo Molnar, Borislav Petkov, linux-kernel The following commit has been merged into the irq/core branch of tip: Commit-ID: abc08aac82af0c71e30b446575f5810c9cc11640 Gitweb: https://git.kernel.org/tip/abc08aac82af0c71e30b446575f5810c9cc11640 Author: Jerome Brunet <jbrunet@baylibre.com> AuthorDate: Thu, 29 Aug 2019 18:16:34 +02:00 Committer: Marc Zyngier <maz@kernel.org> CommitterDate: Fri, 30 Aug 2019 15:01:06 +01:00 dt-bindings: interrupt-controller: New binding for the meson sm1 SoCs Update the dt-binding to add support for the sm1 SoC family in the amlogic GPIO interrupt controller driver. Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> Signed-off-by: Marc Zyngier <maz@kernel.org> Link: https://lore.kernel.org/r/20190829161635.25067-2-jbrunet@baylibre.com --- Documentation/devicetree/bindings/interrupt-controller/amlogic,meson-gpio-intc.txt | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/interrupt-controller/amlogic,meson-gpio-intc.txt b/Documentation/devicetree/bindings/interrupt-controller/amlogic,meson-gpio-intc.txt index 7d531d5..684bb1c 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/amlogic,meson-gpio-intc.txt +++ b/Documentation/devicetree/bindings/interrupt-controller/amlogic,meson-gpio-intc.txt @@ -16,6 +16,7 @@ Required properties: "amlogic,meson-gxl-gpio-intc" for GXL SoCs (S905X, S912) "amlogic,meson-axg-gpio-intc" for AXG SoCs (A113D, A113X) "amlogic,meson-g12a-gpio-intc" for G12A SoCs (S905D2, S905X2, S905Y2) + "amlogic,meson-sm1-gpio-intc" for SM1 SoCs (S905D3, S905X3, S905Y3) - reg : Specifies base physical address and size of the registers. - interrupt-controller : Identifies the node as an interrupt controller. - #interrupt-cells : Specifies the number of cells needed to encode an ^ permalink raw reply related [flat|nested] 7+ messages in thread
* [PATCH 2/2] irqchip/meson-gpio: Add support for meson sm1 SoCs 2019-08-29 16:16 [PATCH 0/2] irqchip/meson-gpio: add sm1 support Jerome Brunet 2019-08-29 16:16 ` [PATCH 1/2] dt-bindings: interrupt-controller: new binding for the meson sm1 SoCs Jerome Brunet @ 2019-08-29 16:16 ` Jerome Brunet 2019-08-29 18:43 ` Kevin Hilman 2019-09-06 11:08 ` [tip: irq/core] " tip-bot2 for Jerome Brunet 2019-08-30 14:01 ` [PATCH 0/2] irqchip/meson-gpio: add sm1 support Marc Zyngier 2 siblings, 2 replies; 7+ messages in thread From: Jerome Brunet @ 2019-08-29 16:16 UTC (permalink / raw) To: Thomas Gleixner, Jason Cooper, Marc Zyngier, Kevin Hilman Cc: Jerome Brunet, linux-amlogic, devicetree, linux-kernel The meson sm1 SoCs uses the same type of GPIO interrupt controller IP block as the other meson SoCs, A total of 100 pins can be spied on: - 223:100 undefined (no interrupt) - 99:97 3 pins on bank GPIOE - 96:77 20 pins on bank GPIOX - 76:61 16 pins on bank GPIOA - 60:53 8 pins on bank GPIOC - 52:37 16 pins on bank BOOT - 36:28 9 pins on bank GPIOH - 27:12 16 pins on bank GPIOZ - 11:0 12 pins in the AO domain Mapping is the same as the g12a family but the sm1 controller allows to trig an irq on both edges of the input signal. This was not possible with the previous SoCs families Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> --- drivers/irqchip/irq-meson-gpio.c | 52 +++++++++++++++++++++++--------- 1 file changed, 38 insertions(+), 14 deletions(-) diff --git a/drivers/irqchip/irq-meson-gpio.c b/drivers/irqchip/irq-meson-gpio.c index dcdc23b9dce6..829084b568fa 100644 --- a/drivers/irqchip/irq-meson-gpio.c +++ b/drivers/irqchip/irq-meson-gpio.c @@ -24,14 +24,25 @@ #define REG_PIN_47_SEL 0x08 #define REG_FILTER_SEL 0x0c -#define REG_EDGE_POL_MASK(x) (BIT(x) | BIT(16 + (x))) +/* + * Note: The S905X3 datasheet reports that BOTH_EDGE is controlled by + * bits 24 to 31. Tests on the actual HW show that these bits are + * stuck at 0. Bits 8 to 15 are responsive and have the expected + * effect. + */ #define REG_EDGE_POL_EDGE(x) BIT(x) #define REG_EDGE_POL_LOW(x) BIT(16 + (x)) +#define REG_BOTH_EDGE(x) BIT(8 + (x)) +#define REG_EDGE_POL_MASK(x) ( \ + REG_EDGE_POL_EDGE(x) | \ + REG_EDGE_POL_LOW(x) | \ + REG_BOTH_EDGE(x)) #define REG_PIN_SEL_SHIFT(x) (((x) % 4) * 8) #define REG_FILTER_SEL_SHIFT(x) ((x) * 4) struct meson_gpio_irq_params { unsigned int nr_hwirq; + bool support_edge_both; }; static const struct meson_gpio_irq_params meson8_params = { @@ -54,6 +65,11 @@ static const struct meson_gpio_irq_params axg_params = { .nr_hwirq = 100, }; +static const struct meson_gpio_irq_params sm1_params = { + .nr_hwirq = 100, + .support_edge_both = true, +}; + static const struct of_device_id meson_irq_gpio_matches[] = { { .compatible = "amlogic,meson8-gpio-intc", .data = &meson8_params }, { .compatible = "amlogic,meson8b-gpio-intc", .data = &meson8b_params }, @@ -61,11 +77,12 @@ static const struct of_device_id meson_irq_gpio_matches[] = { { .compatible = "amlogic,meson-gxl-gpio-intc", .data = &gxl_params }, { .compatible = "amlogic,meson-axg-gpio-intc", .data = &axg_params }, { .compatible = "amlogic,meson-g12a-gpio-intc", .data = &axg_params }, + { .compatible = "amlogic,meson-sm1-gpio-intc", .data = &sm1_params }, { } }; struct meson_gpio_irq_controller { - unsigned int nr_hwirq; + const struct meson_gpio_irq_params *params; void __iomem *base; u32 channel_irqs[NUM_CHANNEL]; DECLARE_BITMAP(channel_map, NUM_CHANNEL); @@ -168,14 +185,22 @@ static int meson_gpio_irq_type_setup(struct meson_gpio_irq_controller *ctl, */ type &= IRQ_TYPE_SENSE_MASK; - if (type == IRQ_TYPE_EDGE_BOTH) - return -EINVAL; + /* + * New controller support EDGE_BOTH trigger. This setting takes + * precedence over the other edge/polarity settings + */ + if (type == IRQ_TYPE_EDGE_BOTH) { + if (!ctl->params->support_edge_both) + return -EINVAL; - if (type & (IRQ_TYPE_EDGE_RISING | IRQ_TYPE_EDGE_FALLING)) - val |= REG_EDGE_POL_EDGE(idx); + val |= REG_BOTH_EDGE(idx); + } else { + if (type & (IRQ_TYPE_EDGE_RISING | IRQ_TYPE_EDGE_FALLING)) + val |= REG_EDGE_POL_EDGE(idx); - if (type & (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_EDGE_FALLING)) - val |= REG_EDGE_POL_LOW(idx); + if (type & (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_EDGE_FALLING)) + val |= REG_EDGE_POL_LOW(idx); + } spin_lock(&ctl->lock); @@ -199,7 +224,7 @@ static unsigned int meson_gpio_irq_type_output(unsigned int type) */ if (sense & (IRQ_TYPE_LEVEL_HIGH | IRQ_TYPE_LEVEL_LOW)) type |= IRQ_TYPE_LEVEL_HIGH; - else if (sense & (IRQ_TYPE_EDGE_RISING | IRQ_TYPE_EDGE_FALLING)) + else type |= IRQ_TYPE_EDGE_RISING; return type; @@ -328,15 +353,13 @@ static int __init meson_gpio_irq_parse_dt(struct device_node *node, struct meson_gpio_irq_controller *ctl) { const struct of_device_id *match; - const struct meson_gpio_irq_params *params; int ret; match = of_match_node(meson_irq_gpio_matches, node); if (!match) return -ENODEV; - params = match->data; - ctl->nr_hwirq = params->nr_hwirq; + ctl->params = match->data; ret = of_property_read_variable_u32_array(node, "amlogic,channel-interrupts", @@ -385,7 +408,8 @@ static int __init meson_gpio_irq_of_init(struct device_node *node, if (ret) goto free_channel_irqs; - domain = irq_domain_create_hierarchy(parent_domain, 0, ctl->nr_hwirq, + domain = irq_domain_create_hierarchy(parent_domain, 0, + ctl->params->nr_hwirq, of_node_to_fwnode(node), &meson_gpio_irq_domain_ops, ctl); @@ -396,7 +420,7 @@ static int __init meson_gpio_irq_of_init(struct device_node *node, } pr_info("%d to %d gpio interrupt mux initialized\n", - ctl->nr_hwirq, NUM_CHANNEL); + ctl->params->nr_hwirq, NUM_CHANNEL); return 0; -- 2.21.0 ^ permalink raw reply related [flat|nested] 7+ messages in thread
* Re: [PATCH 2/2] irqchip/meson-gpio: Add support for meson sm1 SoCs 2019-08-29 16:16 ` [PATCH 2/2] irqchip/meson-gpio: Add support for " Jerome Brunet @ 2019-08-29 18:43 ` Kevin Hilman 2019-09-06 11:08 ` [tip: irq/core] " tip-bot2 for Jerome Brunet 1 sibling, 0 replies; 7+ messages in thread From: Kevin Hilman @ 2019-08-29 18:43 UTC (permalink / raw) To: Jerome Brunet, Thomas Gleixner, Jason Cooper, Marc Zyngier Cc: Jerome Brunet, linux-amlogic, devicetree, linux-kernel Jerome Brunet <jbrunet@baylibre.com> writes: > The meson sm1 SoCs uses the same type of GPIO interrupt controller IP > block as the other meson SoCs, A total of 100 pins can be spied on: > > - 223:100 undefined (no interrupt) > - 99:97 3 pins on bank GPIOE > - 96:77 20 pins on bank GPIOX > - 76:61 16 pins on bank GPIOA > - 60:53 8 pins on bank GPIOC > - 52:37 16 pins on bank BOOT > - 36:28 9 pins on bank GPIOH > - 27:12 16 pins on bank GPIOZ > - 11:0 12 pins in the AO domain > > Mapping is the same as the g12a family but the sm1 controller > allows to trig an irq on both edges of the input signal. This was > not possible with the previous SoCs families > > Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> Reviewed-by: Kevin Hilman <khilman@baylibre.com> Tested-by: Kevin Hilman <khilman@baylibre.com> > --- > drivers/irqchip/irq-meson-gpio.c | 52 +++++++++++++++++++++++--------- > 1 file changed, 38 insertions(+), 14 deletions(-) > > diff --git a/drivers/irqchip/irq-meson-gpio.c b/drivers/irqchip/irq-meson-gpio.c > index dcdc23b9dce6..829084b568fa 100644 > --- a/drivers/irqchip/irq-meson-gpio.c > +++ b/drivers/irqchip/irq-meson-gpio.c > @@ -24,14 +24,25 @@ > #define REG_PIN_47_SEL 0x08 > #define REG_FILTER_SEL 0x0c > > -#define REG_EDGE_POL_MASK(x) (BIT(x) | BIT(16 + (x))) > +/* > + * Note: The S905X3 datasheet reports that BOTH_EDGE is controlled by > + * bits 24 to 31. Tests on the actual HW show that these bits are > + * stuck at 0. Bits 8 to 15 are responsive and have the expected > + * effect. > + */ nice catch! Kevin ^ permalink raw reply [flat|nested] 7+ messages in thread
* [tip: irq/core] irqchip/meson-gpio: Add support for meson sm1 SoCs 2019-08-29 16:16 ` [PATCH 2/2] irqchip/meson-gpio: Add support for " Jerome Brunet 2019-08-29 18:43 ` Kevin Hilman @ 2019-09-06 11:08 ` tip-bot2 for Jerome Brunet 1 sibling, 0 replies; 7+ messages in thread From: tip-bot2 for Jerome Brunet @ 2019-09-06 11:08 UTC (permalink / raw) To: linux-tip-commits Cc: Jerome Brunet, Marc Zyngier, Kevin Hilman, Ingo Molnar, Borislav Petkov, linux-kernel The following commit has been merged into the irq/core branch of tip: Commit-ID: b2fb4b77994abc1107c35547f3e123dce8e9f67d Gitweb: https://git.kernel.org/tip/b2fb4b77994abc1107c35547f3e123dce8e9f67d Author: Jerome Brunet <jbrunet@baylibre.com> AuthorDate: Thu, 29 Aug 2019 18:16:35 +02:00 Committer: Marc Zyngier <maz@kernel.org> CommitterDate: Fri, 30 Aug 2019 15:01:06 +01:00 irqchip/meson-gpio: Add support for meson sm1 SoCs The meson sm1 SoCs uses the same type of GPIO interrupt controller IP block as the other meson SoCs, A total of 100 pins can be spied on: - 223:100 undefined (no interrupt) - 99:97 3 pins on bank GPIOE - 96:77 20 pins on bank GPIOX - 76:61 16 pins on bank GPIOA - 60:53 8 pins on bank GPIOC - 52:37 16 pins on bank BOOT - 36:28 9 pins on bank GPIOH - 27:12 16 pins on bank GPIOZ - 11:0 12 pins in the AO domain Mapping is the same as the g12a family but the sm1 controller allows to trig an irq on both edges of the input signal. This was not possible with the previous SoCs families Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> Signed-off-by: Marc Zyngier <maz@kernel.org> Tested-by: Kevin Hilman <khilman@baylibre.com> Reviewed-by: Kevin Hilman <khilman@baylibre.com> Link: https://lore.kernel.org/r/20190829161635.25067-3-jbrunet@baylibre.com --- drivers/irqchip/irq-meson-gpio.c | 52 ++++++++++++++++++++++--------- 1 file changed, 38 insertions(+), 14 deletions(-) diff --git a/drivers/irqchip/irq-meson-gpio.c b/drivers/irqchip/irq-meson-gpio.c index dcdc23b..829084b 100644 --- a/drivers/irqchip/irq-meson-gpio.c +++ b/drivers/irqchip/irq-meson-gpio.c @@ -24,14 +24,25 @@ #define REG_PIN_47_SEL 0x08 #define REG_FILTER_SEL 0x0c -#define REG_EDGE_POL_MASK(x) (BIT(x) | BIT(16 + (x))) +/* + * Note: The S905X3 datasheet reports that BOTH_EDGE is controlled by + * bits 24 to 31. Tests on the actual HW show that these bits are + * stuck at 0. Bits 8 to 15 are responsive and have the expected + * effect. + */ #define REG_EDGE_POL_EDGE(x) BIT(x) #define REG_EDGE_POL_LOW(x) BIT(16 + (x)) +#define REG_BOTH_EDGE(x) BIT(8 + (x)) +#define REG_EDGE_POL_MASK(x) ( \ + REG_EDGE_POL_EDGE(x) | \ + REG_EDGE_POL_LOW(x) | \ + REG_BOTH_EDGE(x)) #define REG_PIN_SEL_SHIFT(x) (((x) % 4) * 8) #define REG_FILTER_SEL_SHIFT(x) ((x) * 4) struct meson_gpio_irq_params { unsigned int nr_hwirq; + bool support_edge_both; }; static const struct meson_gpio_irq_params meson8_params = { @@ -54,6 +65,11 @@ static const struct meson_gpio_irq_params axg_params = { .nr_hwirq = 100, }; +static const struct meson_gpio_irq_params sm1_params = { + .nr_hwirq = 100, + .support_edge_both = true, +}; + static const struct of_device_id meson_irq_gpio_matches[] = { { .compatible = "amlogic,meson8-gpio-intc", .data = &meson8_params }, { .compatible = "amlogic,meson8b-gpio-intc", .data = &meson8b_params }, @@ -61,11 +77,12 @@ static const struct of_device_id meson_irq_gpio_matches[] = { { .compatible = "amlogic,meson-gxl-gpio-intc", .data = &gxl_params }, { .compatible = "amlogic,meson-axg-gpio-intc", .data = &axg_params }, { .compatible = "amlogic,meson-g12a-gpio-intc", .data = &axg_params }, + { .compatible = "amlogic,meson-sm1-gpio-intc", .data = &sm1_params }, { } }; struct meson_gpio_irq_controller { - unsigned int nr_hwirq; + const struct meson_gpio_irq_params *params; void __iomem *base; u32 channel_irqs[NUM_CHANNEL]; DECLARE_BITMAP(channel_map, NUM_CHANNEL); @@ -168,14 +185,22 @@ static int meson_gpio_irq_type_setup(struct meson_gpio_irq_controller *ctl, */ type &= IRQ_TYPE_SENSE_MASK; - if (type == IRQ_TYPE_EDGE_BOTH) - return -EINVAL; + /* + * New controller support EDGE_BOTH trigger. This setting takes + * precedence over the other edge/polarity settings + */ + if (type == IRQ_TYPE_EDGE_BOTH) { + if (!ctl->params->support_edge_both) + return -EINVAL; - if (type & (IRQ_TYPE_EDGE_RISING | IRQ_TYPE_EDGE_FALLING)) - val |= REG_EDGE_POL_EDGE(idx); + val |= REG_BOTH_EDGE(idx); + } else { + if (type & (IRQ_TYPE_EDGE_RISING | IRQ_TYPE_EDGE_FALLING)) + val |= REG_EDGE_POL_EDGE(idx); - if (type & (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_EDGE_FALLING)) - val |= REG_EDGE_POL_LOW(idx); + if (type & (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_EDGE_FALLING)) + val |= REG_EDGE_POL_LOW(idx); + } spin_lock(&ctl->lock); @@ -199,7 +224,7 @@ static unsigned int meson_gpio_irq_type_output(unsigned int type) */ if (sense & (IRQ_TYPE_LEVEL_HIGH | IRQ_TYPE_LEVEL_LOW)) type |= IRQ_TYPE_LEVEL_HIGH; - else if (sense & (IRQ_TYPE_EDGE_RISING | IRQ_TYPE_EDGE_FALLING)) + else type |= IRQ_TYPE_EDGE_RISING; return type; @@ -328,15 +353,13 @@ static int __init meson_gpio_irq_parse_dt(struct device_node *node, struct meson_gpio_irq_controller *ctl) { const struct of_device_id *match; - const struct meson_gpio_irq_params *params; int ret; match = of_match_node(meson_irq_gpio_matches, node); if (!match) return -ENODEV; - params = match->data; - ctl->nr_hwirq = params->nr_hwirq; + ctl->params = match->data; ret = of_property_read_variable_u32_array(node, "amlogic,channel-interrupts", @@ -385,7 +408,8 @@ static int __init meson_gpio_irq_of_init(struct device_node *node, if (ret) goto free_channel_irqs; - domain = irq_domain_create_hierarchy(parent_domain, 0, ctl->nr_hwirq, + domain = irq_domain_create_hierarchy(parent_domain, 0, + ctl->params->nr_hwirq, of_node_to_fwnode(node), &meson_gpio_irq_domain_ops, ctl); @@ -396,7 +420,7 @@ static int __init meson_gpio_irq_of_init(struct device_node *node, } pr_info("%d to %d gpio interrupt mux initialized\n", - ctl->nr_hwirq, NUM_CHANNEL); + ctl->params->nr_hwirq, NUM_CHANNEL); return 0; ^ permalink raw reply related [flat|nested] 7+ messages in thread
* Re: [PATCH 0/2] irqchip/meson-gpio: add sm1 support 2019-08-29 16:16 [PATCH 0/2] irqchip/meson-gpio: add sm1 support Jerome Brunet 2019-08-29 16:16 ` [PATCH 1/2] dt-bindings: interrupt-controller: new binding for the meson sm1 SoCs Jerome Brunet 2019-08-29 16:16 ` [PATCH 2/2] irqchip/meson-gpio: Add support for " Jerome Brunet @ 2019-08-30 14:01 ` Marc Zyngier 2 siblings, 0 replies; 7+ messages in thread From: Marc Zyngier @ 2019-08-30 14:01 UTC (permalink / raw) To: Jerome Brunet, Thomas Gleixner, Jason Cooper, Kevin Hilman Cc: linux-amlogic, devicetree, linux-kernel On 29/08/2019 17:16, Jerome Brunet wrote: > This patchset adds support for the new sm1 SoC family in the Amlogic gpio > interrupt controller. > > Jerome Brunet (2): > dt-bindings: interrupt-controller: new binding for the meson sm1 SoCs > irqchip/meson-gpio: Add support for meson sm1 SoCs > > .../amlogic,meson-gpio-intc.txt | 1 + > drivers/irqchip/irq-meson-gpio.c | 52 ++++++++++++++----- > 2 files changed, 39 insertions(+), 14 deletions(-) > Applied to irqchip-next. M. -- Jazz is not dead. It just smells funny... ^ permalink raw reply [flat|nested] 7+ messages in thread
end of thread, other threads:[~2019-09-06 11:10 UTC | newest] Thread overview: 7+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2019-08-29 16:16 [PATCH 0/2] irqchip/meson-gpio: add sm1 support Jerome Brunet 2019-08-29 16:16 ` [PATCH 1/2] dt-bindings: interrupt-controller: new binding for the meson sm1 SoCs Jerome Brunet 2019-09-06 11:08 ` [tip: irq/core] dt-bindings: interrupt-controller: New " tip-bot2 for Jerome Brunet 2019-08-29 16:16 ` [PATCH 2/2] irqchip/meson-gpio: Add support for " Jerome Brunet 2019-08-29 18:43 ` Kevin Hilman 2019-09-06 11:08 ` [tip: irq/core] " tip-bot2 for Jerome Brunet 2019-08-30 14:01 ` [PATCH 0/2] irqchip/meson-gpio: add sm1 support Marc Zyngier
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).