* [PATCH -next] riscv: perf_event: Make some funciton static
@ 2020-05-07 15:04 Kefeng Wang
2020-05-07 15:04 ` [PATCH -next] riscv: perf: RISCV_BASE_PMU should be closeable Kefeng Wang
2020-05-08 17:13 ` [PATCH -next] riscv: perf_event: Make some funciton static Palmer Dabbelt
0 siblings, 2 replies; 6+ messages in thread
From: Kefeng Wang @ 2020-05-07 15:04 UTC (permalink / raw)
To: Paul Walmsley, Palmer Dabbelt, linux-kernel, linux-riscv
Cc: Kefeng Wang, Alan Kao
Fixes the following warning detected when running make with W=1,
../arch/riscv/kernel/perf_event.c:150:5: warning: no previous prototype for ‘riscv_map_cache_decode’ [-Wmissing-prototypes]
int riscv_map_cache_decode(u64 config, unsigned int *type,
^~~~~~~~~~~~~~~~~~~~~~
../arch/riscv/kernel/perf_event.c:345:13: warning: no previous prototype for ‘riscv_base_pmu_handle_irq’ [-Wmissing-prototypes]
irqreturn_t riscv_base_pmu_handle_irq(int irq_num, void *dev)
^~~~~~~~~~~~~~~~~~~~~~~~~
../arch/riscv/kernel/perf_event.c:364:6: warning: no previous prototype for ‘release_pmc_hardware’ [-Wmissing-prototypes]
void release_pmc_hardware(void)
^~~~~~~~~~~~~~~~~~~~
../arch/riscv/kernel/perf_event.c:467:12: warning: no previous prototype for ‘init_hw_perf_events’ [-Wmissing-prototypes]
int __init init_hw_perf_events(void)
^~~~~~~~~~~~~~~~~~~
Cc: Alan Kao <alankao@andestech.com>
Signed-off-by: Kefeng Wang <wangkefeng.wang@huawei.com>
---
arch/riscv/kernel/perf_event.c | 8 ++++----
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/arch/riscv/kernel/perf_event.c b/arch/riscv/kernel/perf_event.c
index 91626d9ae5f2..c835f0362d94 100644
--- a/arch/riscv/kernel/perf_event.c
+++ b/arch/riscv/kernel/perf_event.c
@@ -147,7 +147,7 @@ static int riscv_map_hw_event(u64 config)
return riscv_pmu->hw_events[config];
}
-int riscv_map_cache_decode(u64 config, unsigned int *type,
+static int riscv_map_cache_decode(u64 config, unsigned int *type,
unsigned int *op, unsigned int *result)
{
return -ENOENT;
@@ -342,7 +342,7 @@ static void riscv_pmu_del(struct perf_event *event, int flags)
static DEFINE_MUTEX(pmc_reserve_mutex);
-irqreturn_t riscv_base_pmu_handle_irq(int irq_num, void *dev)
+static irqreturn_t riscv_base_pmu_handle_irq(int irq_num, void *dev)
{
return IRQ_NONE;
}
@@ -361,7 +361,7 @@ static int reserve_pmc_hardware(void)
return err;
}
-void release_pmc_hardware(void)
+static void release_pmc_hardware(void)
{
mutex_lock(&pmc_reserve_mutex);
if (riscv_pmu->irq >= 0)
@@ -464,7 +464,7 @@ static const struct of_device_id riscv_pmu_of_ids[] = {
{ /* sentinel value */ }
};
-int __init init_hw_perf_events(void)
+static int __init init_hw_perf_events(void)
{
struct device_node *node = of_find_node_by_type(NULL, "pmu");
const struct of_device_id *of_id;
--
2.26.2
^ permalink raw reply related [flat|nested] 6+ messages in thread* [PATCH -next] riscv: perf: RISCV_BASE_PMU should be closeable
2020-05-07 15:04 [PATCH -next] riscv: perf_event: Make some funciton static Kefeng Wang
@ 2020-05-07 15:04 ` Kefeng Wang
2020-05-12 21:02 ` Palmer Dabbelt
2020-05-08 17:13 ` [PATCH -next] riscv: perf_event: Make some funciton static Palmer Dabbelt
1 sibling, 1 reply; 6+ messages in thread
From: Kefeng Wang @ 2020-05-07 15:04 UTC (permalink / raw)
To: Paul Walmsley, Palmer Dabbelt, linux-kernel, linux-riscv
Cc: Kefeng Wang, Alan Kao
As 178e9fc47aae("perf: riscv: preliminary RISC-V support") said,
For RISCV_BASE_PMU, 'this option can also be disable to reduce kernel size',
but it could not work well, we need diable both RISCV_BASE_PMU and
PERF_EVENTS manually, or build error will occur when only disable
RISCV_BASE_PMU.
Cc: Alan Kao <alankao@andestech.com>
Signed-off-by: Kefeng Wang <wangkefeng.wang@huawei.com>
---
arch/riscv/include/asm/perf_event.h | 8 ++------
arch/riscv/kernel/Makefile | 2 +-
2 files changed, 3 insertions(+), 7 deletions(-)
diff --git a/arch/riscv/include/asm/perf_event.h b/arch/riscv/include/asm/perf_event.h
index 0234048b12bc..062efd3a1d5d 100644
--- a/arch/riscv/include/asm/perf_event.h
+++ b/arch/riscv/include/asm/perf_event.h
@@ -12,19 +12,14 @@
#include <linux/ptrace.h>
#include <linux/interrupt.h>
+#ifdef CONFIG_RISCV_BASE_PMU
#define RISCV_BASE_COUNTERS 2
/*
* The RISCV_MAX_COUNTERS parameter should be specified.
*/
-#ifdef CONFIG_RISCV_BASE_PMU
#define RISCV_MAX_COUNTERS 2
-#endif
-
-#ifndef RISCV_MAX_COUNTERS
-#error "Please provide a valid RISCV_MAX_COUNTERS for the PMU."
-#endif
/*
* These are the indexes of bits in counteren register *minus* 1,
@@ -82,6 +77,7 @@ struct riscv_pmu {
int irq;
};
+#endif
#ifdef CONFIG_PERF_EVENTS
#define perf_arch_bpf_user_pt_regs(regs) (struct user_regs_struct *)regs
#endif
diff --git a/arch/riscv/kernel/Makefile b/arch/riscv/kernel/Makefile
index 1f5736e996fd..b355cf485671 100644
--- a/arch/riscv/kernel/Makefile
+++ b/arch/riscv/kernel/Makefile
@@ -43,7 +43,7 @@ obj-$(CONFIG_MODULE_SECTIONS) += module-sections.o
obj-$(CONFIG_FUNCTION_TRACER) += mcount.o ftrace.o
obj-$(CONFIG_DYNAMIC_FTRACE) += mcount-dyn.o
-obj-$(CONFIG_PERF_EVENTS) += perf_event.o
+obj-$(CONFIG_RISCV_BASE_PMU) += perf_event.o
obj-$(CONFIG_PERF_EVENTS) += perf_callchain.o
obj-$(CONFIG_HAVE_PERF_REGS) += perf_regs.o
obj-$(CONFIG_RISCV_SBI) += sbi.o
--
2.26.2
^ permalink raw reply related [flat|nested] 6+ messages in thread* Re: [PATCH -next] riscv: perf: RISCV_BASE_PMU should be closeable
2020-05-07 15:04 ` [PATCH -next] riscv: perf: RISCV_BASE_PMU should be closeable Kefeng Wang
@ 2020-05-12 21:02 ` Palmer Dabbelt
0 siblings, 0 replies; 6+ messages in thread
From: Palmer Dabbelt @ 2020-05-12 21:02 UTC (permalink / raw)
To: wangkefeng.wang
Cc: Paul Walmsley, linux-kernel, linux-riscv, wangkefeng.wang, alankao
On Thu, 07 May 2020 08:04:45 PDT (-0700), wangkefeng.wang@huawei.com wrote:
> As 178e9fc47aae("perf: riscv: preliminary RISC-V support") said,
> For RISCV_BASE_PMU, 'this option can also be disable to reduce kernel size',
> but it could not work well, we need diable both RISCV_BASE_PMU and
> PERF_EVENTS manually, or build error will occur when only disable
> RISCV_BASE_PMU.
I'm worried this belies a larger issue related to how this PMU stuff works, but
we have only one PMU right now so it's not a pressing issue. I've taken this
onto fixes.
Thanks!
>
> Cc: Alan Kao <alankao@andestech.com>
> Signed-off-by: Kefeng Wang <wangkefeng.wang@huawei.com>
> ---
> arch/riscv/include/asm/perf_event.h | 8 ++------
> arch/riscv/kernel/Makefile | 2 +-
> 2 files changed, 3 insertions(+), 7 deletions(-)
>
> diff --git a/arch/riscv/include/asm/perf_event.h b/arch/riscv/include/asm/perf_event.h
> index 0234048b12bc..062efd3a1d5d 100644
> --- a/arch/riscv/include/asm/perf_event.h
> +++ b/arch/riscv/include/asm/perf_event.h
> @@ -12,19 +12,14 @@
> #include <linux/ptrace.h>
> #include <linux/interrupt.h>
>
> +#ifdef CONFIG_RISCV_BASE_PMU
> #define RISCV_BASE_COUNTERS 2
>
> /*
> * The RISCV_MAX_COUNTERS parameter should be specified.
> */
>
> -#ifdef CONFIG_RISCV_BASE_PMU
> #define RISCV_MAX_COUNTERS 2
> -#endif
> -
> -#ifndef RISCV_MAX_COUNTERS
> -#error "Please provide a valid RISCV_MAX_COUNTERS for the PMU."
> -#endif
>
> /*
> * These are the indexes of bits in counteren register *minus* 1,
> @@ -82,6 +77,7 @@ struct riscv_pmu {
> int irq;
> };
>
> +#endif
> #ifdef CONFIG_PERF_EVENTS
> #define perf_arch_bpf_user_pt_regs(regs) (struct user_regs_struct *)regs
> #endif
> diff --git a/arch/riscv/kernel/Makefile b/arch/riscv/kernel/Makefile
> index 1f5736e996fd..b355cf485671 100644
> --- a/arch/riscv/kernel/Makefile
> +++ b/arch/riscv/kernel/Makefile
> @@ -43,7 +43,7 @@ obj-$(CONFIG_MODULE_SECTIONS) += module-sections.o
> obj-$(CONFIG_FUNCTION_TRACER) += mcount.o ftrace.o
> obj-$(CONFIG_DYNAMIC_FTRACE) += mcount-dyn.o
>
> -obj-$(CONFIG_PERF_EVENTS) += perf_event.o
> +obj-$(CONFIG_RISCV_BASE_PMU) += perf_event.o
> obj-$(CONFIG_PERF_EVENTS) += perf_callchain.o
> obj-$(CONFIG_HAVE_PERF_REGS) += perf_regs.o
> obj-$(CONFIG_RISCV_SBI) += sbi.o
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH -next] riscv: perf_event: Make some funciton static
2020-05-07 15:04 [PATCH -next] riscv: perf_event: Make some funciton static Kefeng Wang
2020-05-07 15:04 ` [PATCH -next] riscv: perf: RISCV_BASE_PMU should be closeable Kefeng Wang
@ 2020-05-08 17:13 ` Palmer Dabbelt
2020-05-11 1:30 ` Kefeng Wang
1 sibling, 1 reply; 6+ messages in thread
From: Palmer Dabbelt @ 2020-05-08 17:13 UTC (permalink / raw)
To: wangkefeng.wang
Cc: Paul Walmsley, linux-kernel, linux-riscv, wangkefeng.wang, alankao
What's the "-next" for? This seems appropriate for an RC to me, as it's a
build fix.
On Thu, 07 May 2020 08:04:44 PDT (-0700), wangkefeng.wang@huawei.com wrote:
> Fixes the following warning detected when running make with W=1,
> ../arch/riscv/kernel/perf_event.c:150:5: warning: no previous prototype for ‘riscv_map_cache_decode’ [-Wmissing-prototypes]
> int riscv_map_cache_decode(u64 config, unsigned int *type,
> ^~~~~~~~~~~~~~~~~~~~~~
> ../arch/riscv/kernel/perf_event.c:345:13: warning: no previous prototype for ‘riscv_base_pmu_handle_irq’ [-Wmissing-prototypes]
> irqreturn_t riscv_base_pmu_handle_irq(int irq_num, void *dev)
> ^~~~~~~~~~~~~~~~~~~~~~~~~
> ../arch/riscv/kernel/perf_event.c:364:6: warning: no previous prototype for ‘release_pmc_hardware’ [-Wmissing-prototypes]
> void release_pmc_hardware(void)
> ^~~~~~~~~~~~~~~~~~~~
> ../arch/riscv/kernel/perf_event.c:467:12: warning: no previous prototype for ‘init_hw_perf_events’ [-Wmissing-prototypes]
> int __init init_hw_perf_events(void)
> ^~~~~~~~~~~~~~~~~~~
>
> Cc: Alan Kao <alankao@andestech.com>
> Signed-off-by: Kefeng Wang <wangkefeng.wang@huawei.com>
> ---
> arch/riscv/kernel/perf_event.c | 8 ++++----
> 1 file changed, 4 insertions(+), 4 deletions(-)
>
> diff --git a/arch/riscv/kernel/perf_event.c b/arch/riscv/kernel/perf_event.c
> index 91626d9ae5f2..c835f0362d94 100644
> --- a/arch/riscv/kernel/perf_event.c
> +++ b/arch/riscv/kernel/perf_event.c
> @@ -147,7 +147,7 @@ static int riscv_map_hw_event(u64 config)
> return riscv_pmu->hw_events[config];
> }
>
> -int riscv_map_cache_decode(u64 config, unsigned int *type,
> +static int riscv_map_cache_decode(u64 config, unsigned int *type,
> unsigned int *op, unsigned int *result)
> {
> return -ENOENT;
> @@ -342,7 +342,7 @@ static void riscv_pmu_del(struct perf_event *event, int flags)
>
> static DEFINE_MUTEX(pmc_reserve_mutex);
>
> -irqreturn_t riscv_base_pmu_handle_irq(int irq_num, void *dev)
> +static irqreturn_t riscv_base_pmu_handle_irq(int irq_num, void *dev)
> {
> return IRQ_NONE;
> }
> @@ -361,7 +361,7 @@ static int reserve_pmc_hardware(void)
> return err;
> }
>
> -void release_pmc_hardware(void)
> +static void release_pmc_hardware(void)
> {
> mutex_lock(&pmc_reserve_mutex);
> if (riscv_pmu->irq >= 0)
> @@ -464,7 +464,7 @@ static const struct of_device_id riscv_pmu_of_ids[] = {
> { /* sentinel value */ }
> };
>
> -int __init init_hw_perf_events(void)
> +static int __init init_hw_perf_events(void)
> {
> struct device_node *node = of_find_node_by_type(NULL, "pmu");
> const struct of_device_id *of_id;
Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>
^ permalink raw reply [flat|nested] 6+ messages in thread* Re: [PATCH -next] riscv: perf_event: Make some funciton static
2020-05-08 17:13 ` [PATCH -next] riscv: perf_event: Make some funciton static Palmer Dabbelt
@ 2020-05-11 1:30 ` Kefeng Wang
2020-05-11 21:07 ` Palmer Dabbelt
0 siblings, 1 reply; 6+ messages in thread
From: Kefeng Wang @ 2020-05-11 1:30 UTC (permalink / raw)
To: Palmer Dabbelt; +Cc: Paul Walmsley, linux-kernel, linux-riscv, alankao
On 2020/5/9 1:13, Palmer Dabbelt wrote:
> What's the "-next" for? This seems appropriate for an RC to me, as
> it's a
> build fix.
Thanks for your review, this patch and "[PATCH -next] riscv: perf:
RISCV_BASE_PMU
should be closeable", I fix the issue based on linux-next, so add the
next prefix ; )
and we also found some another build issue when add RISCV arch to huawei
build robot,
will send out the patches later.
>
> On Thu, 07 May 2020 08:04:44 PDT (-0700), wangkefeng.wang@huawei.com
> wrote:
>> Fixes the following warning detected when running make with W=1,
>> ../arch/riscv/kernel/perf_event.c:150:5: warning: no previous
>> prototype for ‘riscv_map_cache_decode’ [-Wmissing-prototypes]
>> int riscv_map_cache_decode(u64 config, unsigned int *type,
>> ^~~~~~~~~~~~~~~~~~~~~~
>> ../arch/riscv/kernel/perf_event.c:345:13: warning: no previous
>> prototype for ‘riscv_base_pmu_handle_irq’ [-Wmissing-prototypes]
>> irqreturn_t riscv_base_pmu_handle_irq(int irq_num, void *dev)
>> ^~~~~~~~~~~~~~~~~~~~~~~~~
>> ../arch/riscv/kernel/perf_event.c:364:6: warning: no previous
>> prototype for ‘release_pmc_hardware’ [-Wmissing-prototypes]
>> void release_pmc_hardware(void)
>> ^~~~~~~~~~~~~~~~~~~~
>> ../arch/riscv/kernel/perf_event.c:467:12: warning: no previous
>> prototype for ‘init_hw_perf_events’ [-Wmissing-prototypes]
>> int __init init_hw_perf_events(void)
>> ^~~~~~~~~~~~~~~~~~~
>>
>> Cc: Alan Kao <alankao@andestech.com>
>> Signed-off-by: Kefeng Wang <wangkefeng.wang@huawei.com>
>> ---
>> arch/riscv/kernel/perf_event.c | 8 ++++----
>> 1 file changed, 4 insertions(+), 4 deletions(-)
>>
>> diff --git a/arch/riscv/kernel/perf_event.c
>> b/arch/riscv/kernel/perf_event.c
>> index 91626d9ae5f2..c835f0362d94 100644
>> --- a/arch/riscv/kernel/perf_event.c
>> +++ b/arch/riscv/kernel/perf_event.c
>> @@ -147,7 +147,7 @@ static int riscv_map_hw_event(u64 config)
>> return riscv_pmu->hw_events[config];
>> }
>>
>> -int riscv_map_cache_decode(u64 config, unsigned int *type,
>> +static int riscv_map_cache_decode(u64 config, unsigned int *type,
>> unsigned int *op, unsigned int *result)
>> {
>> return -ENOENT;
>> @@ -342,7 +342,7 @@ static void riscv_pmu_del(struct perf_event
>> *event, int flags)
>>
>> static DEFINE_MUTEX(pmc_reserve_mutex);
>>
>> -irqreturn_t riscv_base_pmu_handle_irq(int irq_num, void *dev)
>> +static irqreturn_t riscv_base_pmu_handle_irq(int irq_num, void *dev)
>> {
>> return IRQ_NONE;
>> }
>> @@ -361,7 +361,7 @@ static int reserve_pmc_hardware(void)
>> return err;
>> }
>>
>> -void release_pmc_hardware(void)
>> +static void release_pmc_hardware(void)
>> {
>> mutex_lock(&pmc_reserve_mutex);
>> if (riscv_pmu->irq >= 0)
>> @@ -464,7 +464,7 @@ static const struct of_device_id
>> riscv_pmu_of_ids[] = {
>> { /* sentinel value */ }
>> };
>>
>> -int __init init_hw_perf_events(void)
>> +static int __init init_hw_perf_events(void)
>> {
>> struct device_node *node = of_find_node_by_type(NULL, "pmu");
>> const struct of_device_id *of_id;
>
> Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>
>
> .
>
^ permalink raw reply [flat|nested] 6+ messages in thread* Re: [PATCH -next] riscv: perf_event: Make some funciton static
2020-05-11 1:30 ` Kefeng Wang
@ 2020-05-11 21:07 ` Palmer Dabbelt
0 siblings, 0 replies; 6+ messages in thread
From: Palmer Dabbelt @ 2020-05-11 21:07 UTC (permalink / raw)
To: wangkefeng.wang; +Cc: Paul Walmsley, linux-kernel, linux-riscv, alankao
On Sun, 10 May 2020 18:30:36 PDT (-0700), wangkefeng.wang@huawei.com wrote:
>
> On 2020/5/9 1:13, Palmer Dabbelt wrote:
>> What's the "-next" for? This seems appropriate for an RC to me, as
>> it's a
>> build fix.
>
> Thanks for your review, this patch and "[PATCH -next] riscv: perf:
> RISCV_BASE_PMU
>
> should be closeable", I fix the issue based on linux-next, so add the
> next prefix ; )
OK, makes sense. I've put it on fixes.
>
> and we also found some another build issue when add RISCV arch to huawei
> build robot,
>
> will send out the patches later.
Thanks!
>>
>> On Thu, 07 May 2020 08:04:44 PDT (-0700), wangkefeng.wang@huawei.com
>> wrote:
>>> Fixes the following warning detected when running make with W=1,
>>> ../arch/riscv/kernel/perf_event.c:150:5: warning: no previous
>>> prototype for ‘riscv_map_cache_decode’ [-Wmissing-prototypes]
>>> int riscv_map_cache_decode(u64 config, unsigned int *type,
>>> ^~~~~~~~~~~~~~~~~~~~~~
>>> ../arch/riscv/kernel/perf_event.c:345:13: warning: no previous
>>> prototype for ‘riscv_base_pmu_handle_irq’ [-Wmissing-prototypes]
>>> irqreturn_t riscv_base_pmu_handle_irq(int irq_num, void *dev)
>>> ^~~~~~~~~~~~~~~~~~~~~~~~~
>>> ../arch/riscv/kernel/perf_event.c:364:6: warning: no previous
>>> prototype for ‘release_pmc_hardware’ [-Wmissing-prototypes]
>>> void release_pmc_hardware(void)
>>> ^~~~~~~~~~~~~~~~~~~~
>>> ../arch/riscv/kernel/perf_event.c:467:12: warning: no previous
>>> prototype for ‘init_hw_perf_events’ [-Wmissing-prototypes]
>>> int __init init_hw_perf_events(void)
>>> ^~~~~~~~~~~~~~~~~~~
>>>
>>> Cc: Alan Kao <alankao@andestech.com>
>>> Signed-off-by: Kefeng Wang <wangkefeng.wang@huawei.com>
>>> ---
>>> arch/riscv/kernel/perf_event.c | 8 ++++----
>>> 1 file changed, 4 insertions(+), 4 deletions(-)
>>>
>>> diff --git a/arch/riscv/kernel/perf_event.c
>>> b/arch/riscv/kernel/perf_event.c
>>> index 91626d9ae5f2..c835f0362d94 100644
>>> --- a/arch/riscv/kernel/perf_event.c
>>> +++ b/arch/riscv/kernel/perf_event.c
>>> @@ -147,7 +147,7 @@ static int riscv_map_hw_event(u64 config)
>>> return riscv_pmu->hw_events[config];
>>> }
>>>
>>> -int riscv_map_cache_decode(u64 config, unsigned int *type,
>>> +static int riscv_map_cache_decode(u64 config, unsigned int *type,
>>> unsigned int *op, unsigned int *result)
>>> {
>>> return -ENOENT;
>>> @@ -342,7 +342,7 @@ static void riscv_pmu_del(struct perf_event
>>> *event, int flags)
>>>
>>> static DEFINE_MUTEX(pmc_reserve_mutex);
>>>
>>> -irqreturn_t riscv_base_pmu_handle_irq(int irq_num, void *dev)
>>> +static irqreturn_t riscv_base_pmu_handle_irq(int irq_num, void *dev)
>>> {
>>> return IRQ_NONE;
>>> }
>>> @@ -361,7 +361,7 @@ static int reserve_pmc_hardware(void)
>>> return err;
>>> }
>>>
>>> -void release_pmc_hardware(void)
>>> +static void release_pmc_hardware(void)
>>> {
>>> mutex_lock(&pmc_reserve_mutex);
>>> if (riscv_pmu->irq >= 0)
>>> @@ -464,7 +464,7 @@ static const struct of_device_id
>>> riscv_pmu_of_ids[] = {
>>> { /* sentinel value */ }
>>> };
>>>
>>> -int __init init_hw_perf_events(void)
>>> +static int __init init_hw_perf_events(void)
>>> {
>>> struct device_node *node = of_find_node_by_type(NULL, "pmu");
>>> const struct of_device_id *of_id;
>>
>> Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>
>>
>> .
>>
^ permalink raw reply [flat|nested] 6+ messages in thread
end of thread, other threads:[~2020-05-12 21:02 UTC | newest]
Thread overview: 6+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-05-07 15:04 [PATCH -next] riscv: perf_event: Make some funciton static Kefeng Wang
2020-05-07 15:04 ` [PATCH -next] riscv: perf: RISCV_BASE_PMU should be closeable Kefeng Wang
2020-05-12 21:02 ` Palmer Dabbelt
2020-05-08 17:13 ` [PATCH -next] riscv: perf_event: Make some funciton static Palmer Dabbelt
2020-05-11 1:30 ` Kefeng Wang
2020-05-11 21:07 ` Palmer Dabbelt
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).