* [RESEND PATCH 1/2] arm64: dts: lx2160a: add dspi controller DT nodes
@ 2020-06-22 8:31 Qiang Zhao
2020-06-22 8:31 ` [RESEND PATCH 2/2] arm64: dts: lx2160a: add DT node for all DSPI controller Qiang Zhao
2020-07-11 14:23 ` [RESEND PATCH 1/2] arm64: dts: lx2160a: add dspi controller DT nodes Shawn Guo
0 siblings, 2 replies; 4+ messages in thread
From: Qiang Zhao @ 2020-06-22 8:31 UTC (permalink / raw)
To: shawnguo; +Cc: devicetree, linux-kernel, leoyang.li, qiang.zhao, Chuanhua Han
From: Chuanhua Han <chuanhua.han@nxp.com>
Add the dspi support on lx2160
Signed-off-by: Chuanhua Han <chuanhua.han@nxp.com>
Signed-off-by: Bao Xiaowei <xiaowei.bao@nxp.com>
Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Signed-off-by: Zhao Qiang <qiang.zhao@nxp.com>
---
arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi | 39 ++++++++++++++++++++++++++
1 file changed, 39 insertions(+)
diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
index abaeb58..f56172f 100644
--- a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
@@ -777,6 +777,45 @@
status = "disabled";
};
+ dspi0: spi@2100000 {
+ compatible = "fsl,lx2160a-dspi", "fsl,ls2085a-dspi";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x2100000 0x0 0x10000>;
+ interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&clockgen 4 7>;
+ clock-names = "dspi";
+ spi-num-chipselects = <5>;
+ bus-num = <0>;
+ status = "disabled";
+ };
+
+ dspi1: spi@2110000 {
+ compatible = "fsl,lx2160a-dspi", "fsl,ls2085a-dspi";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x2110000 0x0 0x10000>;
+ interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&clockgen 4 7>;
+ clock-names = "dspi";
+ spi-num-chipselects = <5>;
+ bus-num = <1>;
+ status = "disabled";
+ };
+
+ dspi2: spi@2120000 {
+ compatible = "fsl,lx2160a-dspi", "fsl,ls2085a-dspi";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x2120000 0x0 0x10000>;
+ interrupts = <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&clockgen 4 7>;
+ clock-names = "dspi";
+ spi-num-chipselects = <5>;
+ bus-num = <2>;
+ status = "disabled";
+ };
+
esdhc0: esdhc@2140000 {
compatible = "fsl,esdhc";
reg = <0x0 0x2140000 0x0 0x10000>;
--
2.7.4
^ permalink raw reply related [flat|nested] 4+ messages in thread
* [RESEND PATCH 2/2] arm64: dts: lx2160a: add DT node for all DSPI controller
2020-06-22 8:31 [RESEND PATCH 1/2] arm64: dts: lx2160a: add dspi controller DT nodes Qiang Zhao
@ 2020-06-22 8:31 ` Qiang Zhao
2020-07-11 14:23 ` [RESEND PATCH 1/2] arm64: dts: lx2160a: add dspi controller DT nodes Shawn Guo
1 sibling, 0 replies; 4+ messages in thread
From: Qiang Zhao @ 2020-06-22 8:31 UTC (permalink / raw)
To: shawnguo; +Cc: devicetree, linux-kernel, leoyang.li, qiang.zhao, Chuanhua Han
From: Chuanhua Han <chuanhua.han@nxp.com>
Add device tree node for first flash (CS0) connected
to all dspi controller.
Signed-off-by: Chuanhua Han <chuanhua.han@nxp.com>
Signed-off-by: Wasim Khan <wasim.khan@nxp.com>
Signed-off-by: Zhao Qiang <qiang.zhao@nxp.com>
---
arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts | 36 +++++++++++++++++++++++
1 file changed, 36 insertions(+)
diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts b/arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts
index 3b88e1e..2d1fe6c 100644
--- a/arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts
@@ -35,6 +35,42 @@
status = "okay";
};
+&dspi0 {
+ status = "okay";
+
+ dflash0: flash@0 {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ compatible = "jedec,spi-nor";
+ reg = <0>;
+ spi-max-frequency = <1000000>;
+ };
+};
+
+&dspi1 {
+ status = "okay";
+
+ dflash1: flash@0 {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ compatible = "jedec,spi-nor";
+ reg = <0>;
+ spi-max-frequency = <1000000>;
+ };
+};
+
+&dspi2 {
+ status = "okay";
+
+ dflash2: flash@0 {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ compatible = "jedec,spi-nor";
+ reg = <0>;
+ spi-max-frequency = <1000000>;
+ };
+};
+
&esdhc0 {
status = "okay";
};
--
2.7.4
^ permalink raw reply related [flat|nested] 4+ messages in thread
* Re: [RESEND PATCH 1/2] arm64: dts: lx2160a: add dspi controller DT nodes
2020-06-22 8:31 [RESEND PATCH 1/2] arm64: dts: lx2160a: add dspi controller DT nodes Qiang Zhao
2020-06-22 8:31 ` [RESEND PATCH 2/2] arm64: dts: lx2160a: add DT node for all DSPI controller Qiang Zhao
@ 2020-07-11 14:23 ` Shawn Guo
2020-07-13 2:43 ` Qiang Zhao
1 sibling, 1 reply; 4+ messages in thread
From: Shawn Guo @ 2020-07-11 14:23 UTC (permalink / raw)
To: Qiang Zhao; +Cc: devicetree, linux-kernel, leoyang.li, Chuanhua Han
On Mon, Jun 22, 2020 at 04:31:08PM +0800, Qiang Zhao wrote:
> From: Chuanhua Han <chuanhua.han@nxp.com>
>
> Add the dspi support on lx2160
>
> Signed-off-by: Chuanhua Han <chuanhua.han@nxp.com>
> Signed-off-by: Bao Xiaowei <xiaowei.bao@nxp.com>
> Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
> Signed-off-by: Zhao Qiang <qiang.zhao@nxp.com>
When you resend patches, please state why. Should I drop the patches
I just applied and pick up this version instead?
Shawn
> ---
> arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi | 39 ++++++++++++++++++++++++++
> 1 file changed, 39 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
> index abaeb58..f56172f 100644
> --- a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
> +++ b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
> @@ -777,6 +777,45 @@
> status = "disabled";
> };
>
> + dspi0: spi@2100000 {
> + compatible = "fsl,lx2160a-dspi", "fsl,ls2085a-dspi";
> + #address-cells = <1>;
> + #size-cells = <0>;
> + reg = <0x0 0x2100000 0x0 0x10000>;
> + interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&clockgen 4 7>;
> + clock-names = "dspi";
> + spi-num-chipselects = <5>;
> + bus-num = <0>;
> + status = "disabled";
> + };
> +
> + dspi1: spi@2110000 {
> + compatible = "fsl,lx2160a-dspi", "fsl,ls2085a-dspi";
> + #address-cells = <1>;
> + #size-cells = <0>;
> + reg = <0x0 0x2110000 0x0 0x10000>;
> + interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&clockgen 4 7>;
> + clock-names = "dspi";
> + spi-num-chipselects = <5>;
> + bus-num = <1>;
> + status = "disabled";
> + };
> +
> + dspi2: spi@2120000 {
> + compatible = "fsl,lx2160a-dspi", "fsl,ls2085a-dspi";
> + #address-cells = <1>;
> + #size-cells = <0>;
> + reg = <0x0 0x2120000 0x0 0x10000>;
> + interrupts = <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&clockgen 4 7>;
> + clock-names = "dspi";
> + spi-num-chipselects = <5>;
> + bus-num = <2>;
> + status = "disabled";
> + };
> +
> esdhc0: esdhc@2140000 {
> compatible = "fsl,esdhc";
> reg = <0x0 0x2140000 0x0 0x10000>;
> --
> 2.7.4
>
^ permalink raw reply [flat|nested] 4+ messages in thread
* RE: [RESEND PATCH 1/2] arm64: dts: lx2160a: add dspi controller DT nodes
2020-07-11 14:23 ` [RESEND PATCH 1/2] arm64: dts: lx2160a: add dspi controller DT nodes Shawn Guo
@ 2020-07-13 2:43 ` Qiang Zhao
0 siblings, 0 replies; 4+ messages in thread
From: Qiang Zhao @ 2020-07-13 2:43 UTC (permalink / raw)
To: Shawn Guo; +Cc: devicetree, linux-kernel, Leo Li, Chuanhua Han
On Sat, July 11, 2020 at 22:23PM +0800, Shawn Guo <shawnguo@kernel.org> wrote:
> -----Original Message-----
> From: Shawn Guo <shawnguo@kernel.org>
> Sent: 2020年7月11日 22:23
> To: Qiang Zhao <qiang.zhao@nxp.com>
> Cc: devicetree@vger.kernel.org; linux-kernel@vger.kernel.org; Leo Li
> <leoyang.li@nxp.com>; Chuanhua Han <chuanhua.han@nxp.com>
> Subject: Re: [RESEND PATCH 1/2] arm64: dts: lx2160a: add dspi controller DT
> nodes
>
> On Mon, Jun 22, 2020 at 04:31:08PM +0800, Qiang Zhao wrote:
> > From: Chuanhua Han <chuanhua.han@nxp.com>
> >
> > Add the dspi support on lx2160
> >
> > Signed-off-by: Chuanhua Han <chuanhua.han@nxp.com>
> > Signed-off-by: Bao Xiaowei <xiaowei.bao@nxp.com>
> > Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
> > Signed-off-by: Zhao Qiang <qiang.zhao@nxp.com>
>
> When you resend patches, please state why. Should I drop the patches I just
> applied and pick up this version instead?
>
Sorry for that, I resend just because I forgot to add myself in cc list.
>
> > ---
> > arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi | 39
> > ++++++++++++++++++++++++++
> > 1 file changed, 39 insertions(+)
> >
> > diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
> > b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
> > index abaeb58..f56172f 100644
> > --- a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
> > +++ b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
> > @@ -777,6 +777,45 @@
> > status = "disabled";
> > };
> >
> > + dspi0: spi@2100000 {
> > + compatible = "fsl,lx2160a-dspi", "fsl,ls2085a-dspi";
> > + #address-cells = <1>;
> > + #size-cells = <0>;
> > + reg = <0x0 0x2100000 0x0 0x10000>;
> > + interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
> > + clocks = <&clockgen 4 7>;
> > + clock-names = "dspi";
> > + spi-num-chipselects = <5>;
> > + bus-num = <0>;
> > + status = "disabled";
> > + };
> > +
> > + dspi1: spi@2110000 {
> > + compatible = "fsl,lx2160a-dspi", "fsl,ls2085a-dspi";
> > + #address-cells = <1>;
> > + #size-cells = <0>;
> > + reg = <0x0 0x2110000 0x0 0x10000>;
> > + interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
> > + clocks = <&clockgen 4 7>;
> > + clock-names = "dspi";
> > + spi-num-chipselects = <5>;
> > + bus-num = <1>;
> > + status = "disabled";
> > + };
> > +
> > + dspi2: spi@2120000 {
> > + compatible = "fsl,lx2160a-dspi", "fsl,ls2085a-dspi";
> > + #address-cells = <1>;
> > + #size-cells = <0>;
> > + reg = <0x0 0x2120000 0x0 0x10000>;
> > + interrupts = <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>;
> > + clocks = <&clockgen 4 7>;
> > + clock-names = "dspi";
> > + spi-num-chipselects = <5>;
> > + bus-num = <2>;
> > + status = "disabled";
> > + };
> > +
> > esdhc0: esdhc@2140000 {
> > compatible = "fsl,esdhc";
> > reg = <0x0 0x2140000 0x0 0x10000>;
> > --
> > 2.7.4
> >
Best Regards
Qiang Zhao
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2020-07-13 2:43 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-06-22 8:31 [RESEND PATCH 1/2] arm64: dts: lx2160a: add dspi controller DT nodes Qiang Zhao
2020-06-22 8:31 ` [RESEND PATCH 2/2] arm64: dts: lx2160a: add DT node for all DSPI controller Qiang Zhao
2020-07-11 14:23 ` [RESEND PATCH 1/2] arm64: dts: lx2160a: add dspi controller DT nodes Shawn Guo
2020-07-13 2:43 ` Qiang Zhao
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).