From: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
To: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Cc: Geert Uytterhoeven <geert+renesas@glider.be>,
Marek Vasut <marek.vasut+renesas@gmail.com>,
Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>,
Bjorn Helgaas <bhelgaas@google.com>,
Rob Herring <robh+dt@kernel.org>,
Magnus Damm <magnus.damm@gmail.com>,
Kishon Vijay Abraham I <kishon@ti.com>,
Arnd Bergmann <arnd@arndb.de>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-renesas-soc@vger.kernel.org, linux-kernel@vger.kernel.org,
Biju Das <biju.das.jz@bp.renesas.com>,
Prabhakar <prabhakar.csengg@gmail.com>
Subject: Re: [PATCH 0/3] Add PCIe EP to RZ/G2H
Date: Mon, 7 Sep 2020 12:25:19 +0100 [thread overview]
Message-ID: <20200907112519.GB7573@e121166-lin.cambridge.arm.com> (raw)
In-Reply-To: <20200904103851.3946-1-prabhakar.mahadev-lad.rj@bp.renesas.com>
On Fri, Sep 04, 2020 at 11:38:48AM +0100, Lad Prabhakar wrote:
> Hi All,
>
> This patch series adds PCIe EP support to R8A774E1 SoC.
>
> patch 2/3 applies on top of [1] and patch 3/3 is dependent
> on series [2].
>
> [1] https://git.kernel.org/pub/scm/linux/kernel/git/geert/
> renesas-devel.git/log/?h=renesas-arm-dt-for-v5.10
> [2] https://patchwork.kernel.org/project/linux-pci/list/
> ?series=332849&submitter=&state=&q=&archive=&delegate=
>
> Cheers,
> Prabhakar
>
>
> Lad Prabhakar (3):
> dt-bindings: pci: rcar-pci-ep: Document r8a774e1
> arm64: dts: renesas: r8a774e1: Add PCIe EP nodes
> misc: pci_endpoint_test: Add Device ID for RZ/G2H PCIe controller
>
> .../devicetree/bindings/pci/rcar-pci-ep.yaml | 1 +
> arch/arm64/boot/dts/renesas/r8a774e1.dtsi | 38 +++++++++++++++++++
> drivers/misc/pci_endpoint_test.c | 2 +
> 3 files changed, 41 insertions(+)
Took patches (1) and (3) in pci/rcar, thanks.
Lorenzo
prev parent reply other threads:[~2020-09-07 11:32 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-09-04 10:38 [PATCH 0/3] Add PCIe EP to RZ/G2H Lad Prabhakar
2020-09-04 10:38 ` [PATCH 1/3] dt-bindings: pci: rcar-pci-ep: Document r8a774e1 Lad Prabhakar
2020-09-04 11:54 ` Geert Uytterhoeven
2020-09-08 19:26 ` Bjorn Helgaas
2020-09-08 19:27 ` Bjorn Helgaas
2020-09-04 10:38 ` [PATCH 2/3] arm64: dts: renesas: r8a774e1: Add PCIe EP nodes Lad Prabhakar
2020-09-04 12:02 ` Geert Uytterhoeven
2020-09-04 10:38 ` [PATCH 3/3] misc: pci_endpoint_test: Add Device ID for RZ/G2H PCIe controller Lad Prabhakar
2020-09-04 11:58 ` Geert Uytterhoeven
2020-09-07 11:25 ` Lorenzo Pieralisi [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200907112519.GB7573@e121166-lin.cambridge.arm.com \
--to=lorenzo.pieralisi@arm.com \
--cc=arnd@arndb.de \
--cc=bhelgaas@google.com \
--cc=biju.das.jz@bp.renesas.com \
--cc=devicetree@vger.kernel.org \
--cc=geert+renesas@glider.be \
--cc=gregkh@linuxfoundation.org \
--cc=kishon@ti.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=magnus.damm@gmail.com \
--cc=marek.vasut+renesas@gmail.com \
--cc=prabhakar.csengg@gmail.com \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=robh+dt@kernel.org \
--cc=yoshihiro.shimoda.uh@renesas.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).