linux-kernel.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
* [PATCH] arm64: dts: ti: k3-j721e: Fix the L2 cache sets
@ 2021-11-13  4:36 Nishanth Menon
  2021-12-03 10:56 ` Pratyush Yadav
  2021-12-06 13:13 ` Vignesh Raghavendra
  0 siblings, 2 replies; 3+ messages in thread
From: Nishanth Menon @ 2021-11-13  4:36 UTC (permalink / raw)
  To: Rob Herring, Tero Kristo, Vignesh Raghavendra
  Cc: linux-kernel, devicetree, linux-arm-kernel, Nishanth Menon,
	linux-omap, Peng Fan

A72's L2 cache[1] on J721e[2] is 1MB. A53's L2 is fixed line length of
64 bytes and 16-way set-associative cache structure.

1MB of L2 / 64 (line length) = 16384 ways
16384 ways / 16 = 1024 sets

Fix the l2 cache-sets.

[1] https://developer.arm.com/documentation/100095/0003/Level-2-Memory-System/About-the-L2-memory-system
[2] http://www.ti.com/lit/pdf/spruil1

Fixes: 2d87061e70de ("arm64: dts: ti: Add Support for J721E SoC")
Reported-by: Peng Fan <peng.fan@nxp.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
---
 arch/arm64/boot/dts/ti/k3-j721e.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/ti/k3-j721e.dtsi b/arch/arm64/boot/dts/ti/k3-j721e.dtsi
index 214359e7288b..0f674bc8f1c7 100644
--- a/arch/arm64/boot/dts/ti/k3-j721e.dtsi
+++ b/arch/arm64/boot/dts/ti/k3-j721e.dtsi
@@ -88,7 +88,7 @@ L2_0: l2-cache0 {
 		cache-level = <2>;
 		cache-size = <0x100000>;
 		cache-line-size = <64>;
-		cache-sets = <2048>;
+		cache-sets = <1024>;
 		next-level-cache = <&msmc_l3>;
 	};
 
-- 
2.32.0


^ permalink raw reply related	[flat|nested] 3+ messages in thread

* Re: [PATCH] arm64: dts: ti: k3-j721e: Fix the L2 cache sets
  2021-11-13  4:36 [PATCH] arm64: dts: ti: k3-j721e: Fix the L2 cache sets Nishanth Menon
@ 2021-12-03 10:56 ` Pratyush Yadav
  2021-12-06 13:13 ` Vignesh Raghavendra
  1 sibling, 0 replies; 3+ messages in thread
From: Pratyush Yadav @ 2021-12-03 10:56 UTC (permalink / raw)
  To: Nishanth Menon
  Cc: Rob Herring, Tero Kristo, Vignesh Raghavendra, linux-kernel,
	devicetree, linux-arm-kernel, linux-omap, Peng Fan

On 12/11/21 10:36PM, Nishanth Menon wrote:
> A72's L2 cache[1] on J721e[2] is 1MB. A53's L2 is fixed line length of
                                        ^^^

Do you mean A72? J721E does not have an A53 core, and this cache node is 
for A72 cores anyway.

Other than this,

Reviewed-by: Pratyush Yadav <p.yadav@ti.com>

> 64 bytes and 16-way set-associative cache structure.
> 
> 1MB of L2 / 64 (line length) = 16384 ways
> 16384 ways / 16 = 1024 sets
> 
> Fix the l2 cache-sets.
> 
> [1] https://developer.arm.com/documentation/100095/0003/Level-2-Memory-System/About-the-L2-memory-system
> [2] http://www.ti.com/lit/pdf/spruil1
> 
> Fixes: 2d87061e70de ("arm64: dts: ti: Add Support for J721E SoC")
> Reported-by: Peng Fan <peng.fan@nxp.com>
> Signed-off-by: Nishanth Menon <nm@ti.com>
> ---
>  arch/arm64/boot/dts/ti/k3-j721e.dtsi | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/arch/arm64/boot/dts/ti/k3-j721e.dtsi b/arch/arm64/boot/dts/ti/k3-j721e.dtsi
> index 214359e7288b..0f674bc8f1c7 100644
> --- a/arch/arm64/boot/dts/ti/k3-j721e.dtsi
> +++ b/arch/arm64/boot/dts/ti/k3-j721e.dtsi
> @@ -88,7 +88,7 @@ L2_0: l2-cache0 {
>  		cache-level = <2>;
>  		cache-size = <0x100000>;
>  		cache-line-size = <64>;
> -		cache-sets = <2048>;
> +		cache-sets = <1024>;
>  		next-level-cache = <&msmc_l3>;
>  	};
>  

-- 
Regards,
Pratyush Yadav
Texas Instruments Inc.

^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: [PATCH] arm64: dts: ti: k3-j721e: Fix the L2 cache sets
  2021-11-13  4:36 [PATCH] arm64: dts: ti: k3-j721e: Fix the L2 cache sets Nishanth Menon
  2021-12-03 10:56 ` Pratyush Yadav
@ 2021-12-06 13:13 ` Vignesh Raghavendra
  1 sibling, 0 replies; 3+ messages in thread
From: Vignesh Raghavendra @ 2021-12-06 13:13 UTC (permalink / raw)
  To: Rob Herring, Tero Kristo, Nishanth Menon
  Cc: Vignesh Raghavendra, linux-omap, Peng Fan, linux-arm-kernel,
	linux-kernel, devicetree

Hi Nishanth Menon,
 
On Fri, 12 Nov 2021 22:36:39 -0600, Nishanth Menon wrote:
> A72's L2 cache[1] on J721e[2] is 1MB. A53's L2 is fixed line length of
> 64 bytes and 16-way set-associative cache structure.
> 

Replaced A53 reference with A72 locally and applied.


> 1MB of L2 / 64 (line length) = 16384 ways
> 16384 ways / 16 = 1024 sets
> 
> Fix the l2 cache-sets.
> 
> [...]
 
I have applied the following to branch ti-k3-dts-next on [1].
Thank you!
 
[1/1] arm64: dts: ti: k3-j721e: Fix the L2 cache sets
      commit: e9ba3a5bc6fdc2c796c69fdaf5ed6c9957cf9f9d
 
All being well this means that it will be integrated into the linux-next
tree (usually sometime in the next 24 hours) and sent up the chain during
the next merge window (or sooner if it is a relevant bug fix), however if
problems are discovered then the patch may be dropped or reverted.
 
You may get further e-mails resulting from automated or manual testing
and review of the tree, please engage with people reporting problems and
send followup patches addressing any issues that are reported if needed.
 
If any updates are required or you are submitting further changes they
should be sent as incremental updates against current git, existing
patches will not be replaced.
 
Please add any relevant lists and maintainers to the CCs when replying
to this mail.
 
[1] https://git.kernel.org/pub/scm/linux/kernel/git/ti/linux.git
--
Vignesh


^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2021-12-06 13:13 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-11-13  4:36 [PATCH] arm64: dts: ti: k3-j721e: Fix the L2 cache sets Nishanth Menon
2021-12-03 10:56 ` Pratyush Yadav
2021-12-06 13:13 ` Vignesh Raghavendra

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).