From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: Rohit Agarwal <quic_rohiagar@quicinc.com>
Cc: will@kernel.org, robin.murphy@arm.com, joro@8bytes.org,
robh+dt@kernel.org, krzk+dt@kernel.org, ulf.hansson@linaro.org,
agross@kernel.org, bjorn.andersson@linaro.org,
linux-arm-kernel@lists.infradead.org,
iommu@lists.linux-foundation.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org,
linux-arm-msm@vger.kernel.org
Subject: Re: [PATCH 1/7] ARM: dts: qcom: sdx65: Add reserved memory nodes
Date: Mon, 11 Apr 2022 13:00:04 +0530 [thread overview]
Message-ID: <20220411073004.GB24975@thinkpad> (raw)
In-Reply-To: <1649660143-22400-2-git-send-email-quic_rohiagar@quicinc.com>
On Mon, Apr 11, 2022 at 12:25:37PM +0530, Rohit Agarwal wrote:
> Add reserved memory nodes to the SDX65 dtsi as defined by
> the memory map.
>
> Signed-off-by: Rohit Agarwal <quic_rohiagar@quicinc.com>
> ---
> arch/arm/boot/dts/qcom-sdx65-mtp.dts | 21 +++++++++++++++++
> arch/arm/boot/dts/qcom-sdx65.dtsi | 45 ++++++++++++++++++++++++++++++++++++
> 2 files changed, 66 insertions(+)
>
> diff --git a/arch/arm/boot/dts/qcom-sdx65-mtp.dts b/arch/arm/boot/dts/qcom-sdx65-mtp.dts
> index ad99f56..5d51cc4 100644
> --- a/arch/arm/boot/dts/qcom-sdx65-mtp.dts
> +++ b/arch/arm/boot/dts/qcom-sdx65-mtp.dts
> @@ -23,6 +23,27 @@
> stdout-path = "serial0:115200n8";
> };
>
> + reserved-memory {
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges;
> +
> + mpss_dsm: mpss_dsm_region@8c400000 {
Node name should be generic. So please use "memory@" here and below.
Thanks,
Mani
> + no-map;
> + reg = <0x8c400000 0x3200000>;
> + };
> +
> + ipa_fw_mem: ipa_fw_region@8fced000 {
> + no-map;
> + reg = <0x8fced000 0x10000>;
> + };
> +
> + mpss_adsp_mem: mpss_adsp_region@90800000 {
> + no-map;
> + reg = <0x90800000 0x10000000>;
> + };
> + };
> +
> vph_pwr: vph-pwr-regulator {
> compatible = "regulator-fixed";
> regulator-name = "vph_pwr";
> diff --git a/arch/arm/boot/dts/qcom-sdx65.dtsi b/arch/arm/boot/dts/qcom-sdx65.dtsi
> index 7e2697f..365df74 100644
> --- a/arch/arm/boot/dts/qcom-sdx65.dtsi
> +++ b/arch/arm/boot/dts/qcom-sdx65.dtsi
> @@ -66,6 +66,51 @@
> reg = <0x8fee0000 0x20000>;
> no-map;
> };
> +
> + secdata_mem: secdata_region@8fcfd000 {
> + no-map;
> + reg = <0x8fcfd000 0x1000>;
> + };
> +
> + hyp_mem: hyp_region@8fd00000 {
> + no-map;
> + reg = <0x8fd00000 0x80000>;
> + };
> +
> + aop_mem: aop_regions@8fe00000 {
> + no-map;
> + reg = <0x8fe00000 0x20000>;
> + };
> +
> + access_control_mem: access_control_region@8fd80000 {
> + no-map;
> + reg = <0x8fd80000 0x80000>;
> + };
> +
> + smem_mem: smem_region@8fe20000 {
> + no-map;
> + reg = <0x8fe20000 0xc0000>;
> + };
> +
> + tz_mem: tz_mem_region@8ff00000 {
> + no-map;
> + reg = <0x8ff00000 0x100000>;
> + };
> +
> + tz_apps_mem: tz_apps_mem_region@90000000 {
> + no-map;
> + reg = <0x90000000 0x500000>;
> + };
> +
> + tz_heap_mem: tz_heap_region@8fcad000 {
> + no-map;
> + reg = <0x8fcad000 0x40000>;
> + };
> +
> + llcc_tcm_mem: llcc_tcm_region@15800000 {
> + no-map;
> + reg = <0x15800000 0x800000>;
> + };
> };
>
> soc: soc {
> --
> 2.7.4
>
next prev parent reply other threads:[~2022-04-11 7:31 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-11 6:55 [PATCH 0/7] SDX65 devicetree updates Rohit Agarwal
2022-04-11 6:55 ` [PATCH 1/7] ARM: dts: qcom: sdx65: Add reserved memory nodes Rohit Agarwal
2022-04-11 7:30 ` Manivannan Sadhasivam [this message]
2022-04-11 6:55 ` [PATCH 2/7] dt-bindings: mmc: sdhci-msm: Document the SDX65 compatible Rohit Agarwal
2022-04-11 6:55 ` [PATCH 3/7] ARM: dts: qcom: sdx65: Add support for SDHCI controller Rohit Agarwal
2022-04-11 7:31 ` Manivannan Sadhasivam
2022-04-11 6:55 ` [PATCH 4/7] dt-bindings: arm-smmu: Add binding for SDX65 SMMU Rohit Agarwal
2022-04-11 6:55 ` [PATCH 5/7] ARM: dts: qcom: sdx65: Enable ARM SMMU Rohit Agarwal
2022-04-11 7:32 ` Manivannan Sadhasivam
2022-04-11 6:55 ` [PATCH 6/7] ARM: dts: qcom: sdx65: Add support for TCSR Mutex Rohit Agarwal
2022-04-11 7:33 ` Manivannan Sadhasivam
2022-04-11 6:55 ` [PATCH 7/7] ARM: dts: qcom: sdx65: Add Shared memory manager support Rohit Agarwal
2022-04-11 7:27 ` [PATCH 0/7] SDX65 devicetree updates Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220411073004.GB24975@thinkpad \
--to=manivannan.sadhasivam@linaro.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=iommu@lists.linux-foundation.org \
--cc=joro@8bytes.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=quic_rohiagar@quicinc.com \
--cc=robh+dt@kernel.org \
--cc=robin.murphy@arm.com \
--cc=ulf.hansson@linaro.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).