From: Neil Armstrong <narmstrong@baylibre.com>
To: Bjorn Helgaas <helgaas@kernel.org>, Remi Pommarel <repk@triplefau.lt>
Cc: Kishon Vijay Abraham I <kishon@ti.com>,
Yue Wang <yue.wang@Amlogic.com>,
Kevin Hilman <khilman@baylibre.com>,
Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>,
Martin Blumenstingl <martin.blumenstingl@googlemail.com>,
Rob Herring <robh+dt@kernel.org>,
Jerome Brunet <jbrunet@baylibre.com>,
linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org,
devicetree@vger.kernel.org, linux-pci@vger.kernel.org
Subject: Re: [PATCH v5 7/7] PCI: amlogic: Use AXG PCIE
Date: Thu, 23 Jan 2020 11:00:15 +0100 [thread overview]
Message-ID: <256555bf-7aa5-6232-fd7d-0f3b0b2b0e67@baylibre.com> (raw)
In-Reply-To: <20200116201303.GA187897@google.com>
On 16/01/2020 21:13, Bjorn Helgaas wrote:
> [+cc linux-pci, series at https://lore.kernel.org/r/20200116111850.23690-1-repk@triplefau.lt]
>
> On Thu, Jan 16, 2020 at 12:18:50PM +0100, Remi Pommarel wrote:
>> Now that PCIE PHY has been introduced for AXG, the whole has_shared_phy
>> logic can be mutualized between AXG and G12A platforms.
>>
>> This new PHY makes use of the optional shared MIPI/PCIE analog PHY
>> found on AXG platforms, which need to be used in order to have reliable
>> PCIE communications.
>>
>> Signed-off-by: Remi Pommarel <repk@triplefau.lt>
>> ---
>> drivers/pci/controller/dwc/pci-meson.c | 116 +++++--------------------
>> 1 file changed, 22 insertions(+), 94 deletions(-)
>>
>> diff --git a/drivers/pci/controller/dwc/pci-meson.c b/drivers/pci/controller/dwc/pci-meson.c
>> index 3772b02a5c55..3715dceca1bf 100644
>> --- a/drivers/pci/controller/dwc/pci-meson.c
>> +++ b/drivers/pci/controller/dwc/pci-meson.c
>> @@ -66,7 +66,6 @@
>> #define PORT_CLK_RATE 100000000UL
>> #define MAX_PAYLOAD_SIZE 256
>> #define MAX_READ_REQ_SIZE 256
>> -#define MESON_PCIE_PHY_POWERUP 0x1c
>> #define PCIE_RESET_DELAY 500
>> #define PCIE_SHARED_RESET 1
>> #define PCIE_NORMAL_RESET 0
>> @@ -81,26 +80,19 @@ enum pcie_data_rate {
>> struct meson_pcie_mem_res {
>> void __iomem *elbi_base;
>> void __iomem *cfg_base;
>> - void __iomem *phy_base;
>> };
>>
>> struct meson_pcie_clk_res {
>> struct clk *clk;
>> - struct clk *mipi_gate;
>> struct clk *port_clk;
>> struct clk *general_clk;
>> };
>>
>> struct meson_pcie_rc_reset {
>> - struct reset_control *phy;
>> struct reset_control *port;
>> struct reset_control *apb;
>> };
>>
>> -struct meson_pcie_param {
>> - bool has_shared_phy;
>> -};
>> -
>> struct meson_pcie {
>> struct dw_pcie pci;
>> struct meson_pcie_mem_res mem_res;
>> @@ -108,7 +100,6 @@ struct meson_pcie {
>> struct meson_pcie_rc_reset mrst;
>> struct gpio_desc *reset_gpio;
>> struct phy *phy;
>> - const struct meson_pcie_param *param;
>> };
>>
>> static struct reset_control *meson_pcie_get_reset(struct meson_pcie *mp,
>> @@ -130,13 +121,6 @@ static int meson_pcie_get_resets(struct meson_pcie *mp)
>> {
>> struct meson_pcie_rc_reset *mrst = &mp->mrst;
>>
>> - if (!mp->param->has_shared_phy) {
>> - mrst->phy = meson_pcie_get_reset(mp, "phy", PCIE_SHARED_RESET);
>> - if (IS_ERR(mrst->phy))
>> - return PTR_ERR(mrst->phy);
>> - reset_control_deassert(mrst->phy);
>> - }
>> -
>> mrst->port = meson_pcie_get_reset(mp, "port", PCIE_NORMAL_RESET);
>> if (IS_ERR(mrst->port))
>> return PTR_ERR(mrst->port);
>> @@ -162,22 +146,6 @@ static void __iomem *meson_pcie_get_mem(struct platform_device *pdev,
>> return devm_ioremap_resource(dev, res);
>> }
>>
>> -static void __iomem *meson_pcie_get_mem_shared(struct platform_device *pdev,
>> - struct meson_pcie *mp,
>> - const char *id)
>> -{
>> - struct device *dev = mp->pci.dev;
>> - struct resource *res;
>> -
>> - res = platform_get_resource_byname(pdev, IORESOURCE_MEM, id);
>> - if (!res) {
>> - dev_err(dev, "No REG resource %s\n", id);
>> - return ERR_PTR(-ENXIO);
>> - }
>> -
>> - return devm_ioremap(dev, res->start, resource_size(res));
>> -}
>> -
>> static int meson_pcie_get_mems(struct platform_device *pdev,
>> struct meson_pcie *mp)
>> {
>> @@ -189,14 +157,6 @@ static int meson_pcie_get_mems(struct platform_device *pdev,
>> if (IS_ERR(mp->mem_res.cfg_base))
>> return PTR_ERR(mp->mem_res.cfg_base);
>>
>> - /* Meson AXG SoC has two PCI controllers use same phy register */
>> - if (!mp->param->has_shared_phy) {
>> - mp->mem_res.phy_base =
>> - meson_pcie_get_mem_shared(pdev, mp, "phy");
>> - if (IS_ERR(mp->mem_res.phy_base))
>> - return PTR_ERR(mp->mem_res.phy_base);
>> - }
>> -
>> return 0;
>> }
>>
>> @@ -204,37 +164,33 @@ static int meson_pcie_power_on(struct meson_pcie *mp)
>> {
>> int ret = 0;
>>
>> - if (mp->param->has_shared_phy) {
>> - ret = phy_init(mp->phy);
>> - if (ret)
>> - return ret;
>> + ret = phy_init(mp->phy);
>> + if (ret)
>> + return ret;
>>
>> - ret = phy_power_on(mp->phy);
>> - if (ret) {
>> - phy_exit(mp->phy);
>> - return ret;
>> - }
>> - } else
>> - writel(MESON_PCIE_PHY_POWERUP, mp->mem_res.phy_base);
>> + ret = phy_power_on(mp->phy);
>> + if (ret) {
>> + phy_exit(mp->phy);
>> + return ret;
>> + }
>>
>> return 0;
>> }
>>
>> +static void meson_pcie_power_off(struct meson_pcie *mp)
>> +{
>> + phy_power_off(mp->phy);
>> + phy_exit(mp->phy);
>> +}
>> +
>> static int meson_pcie_reset(struct meson_pcie *mp)
>> {
>> struct meson_pcie_rc_reset *mrst = &mp->mrst;
>> int ret = 0;
>>
>> - if (mp->param->has_shared_phy) {
>> - ret = phy_reset(mp->phy);
>> - if (ret)
>> - return ret;
>> - } else {
>> - reset_control_assert(mrst->phy);
>> - udelay(PCIE_RESET_DELAY);
>> - reset_control_deassert(mrst->phy);
>> - udelay(PCIE_RESET_DELAY);
>> - }
>> + ret = phy_reset(mp->phy);
>> + if (ret)
>> + return ret;
>>
>> reset_control_assert(mrst->port);
>> reset_control_assert(mrst->apb);
>> @@ -286,12 +242,6 @@ static int meson_pcie_probe_clocks(struct meson_pcie *mp)
>> if (IS_ERR(res->port_clk))
>> return PTR_ERR(res->port_clk);
>>
>> - if (!mp->param->has_shared_phy) {
>> - res->mipi_gate = meson_pcie_probe_clock(dev, "mipi", 0);
>> - if (IS_ERR(res->mipi_gate))
>> - return PTR_ERR(res->mipi_gate);
>> - }
>> -
>> res->general_clk = meson_pcie_probe_clock(dev, "general", 0);
>> if (IS_ERR(res->general_clk))
>> return PTR_ERR(res->general_clk);
>> @@ -562,7 +512,6 @@ static const struct dw_pcie_ops dw_pcie_ops = {
>>
>> static int meson_pcie_probe(struct platform_device *pdev)
>> {
>> - const struct meson_pcie_param *match_data;
>> struct device *dev = &pdev->dev;
>> struct dw_pcie *pci;
>> struct meson_pcie *mp;
>> @@ -576,17 +525,10 @@ static int meson_pcie_probe(struct platform_device *pdev)
>> pci->dev = dev;
>> pci->ops = &dw_pcie_ops;
>>
>> - match_data = of_device_get_match_data(dev);
>> - if (!match_data) {
>> - dev_err(dev, "failed to get match data\n");
>> - return -ENODEV;
>> - }
>> - mp->param = match_data;
>> -
>> - if (mp->param->has_shared_phy) {
>> - mp->phy = devm_phy_get(dev, "pcie");
>> - if (IS_ERR(mp->phy))
>> - return PTR_ERR(mp->phy);
>> + mp->phy = devm_phy_get(dev, "pcie");
>> + if (IS_ERR(mp->phy)) {
>> + dev_err(dev, "get phy failed, %ld\n", PTR_ERR(mp->phy));
>> + return PTR_ERR(mp->phy);
>> }
>>
>> mp->reset_gpio = devm_gpiod_get(dev, "reset", GPIOD_OUT_LOW);
>> @@ -636,30 +578,16 @@ static int meson_pcie_probe(struct platform_device *pdev)
>> return 0;
>>
>> err_phy:
>> - if (mp->param->has_shared_phy) {
>> - phy_power_off(mp->phy);
>> - phy_exit(mp->phy);
>> - }
>> -
>> + meson_pcie_power_off(mp);
>> return ret;
>> }
>>
>> -static struct meson_pcie_param meson_pcie_axg_param = {
>> - .has_shared_phy = false,
>> -};
>> -
>> -static struct meson_pcie_param meson_pcie_g12a_param = {
>> - .has_shared_phy = true,
>> -};
>> -
>> static const struct of_device_id meson_pcie_of_match[] = {
>> {
>> .compatible = "amlogic,axg-pcie",
>> - .data = &meson_pcie_axg_param,
>> },
>> {
>> .compatible = "amlogic,g12a-pcie",
>> - .data = &meson_pcie_g12a_param,
>> },
>> {},
>> };
>> --
>> 2.24.1
>>
Reviewed-by: Neil Armstrong <narmstrong@baylibre.com>
next prev parent reply other threads:[~2020-01-23 10:00 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-01-16 11:18 [PATCH v5 0/7] PCI: amlogic: Make PCIe working reliably on AXG platforms Remi Pommarel
2020-01-16 11:18 ` [PATCH v5 1/7] dt-bindings: Add AXG PCIE PHY bindings Remi Pommarel
2020-01-17 16:03 ` Rob Herring
2020-01-16 11:18 ` [PATCH v5 2/7] dt-bindings: Add AXG shared MIPI/PCIE analog " Remi Pommarel
2020-01-17 16:04 ` Rob Herring
2020-01-16 11:18 ` [PATCH v5 3/7] dt-bindings: PCI: meson: Update PCIE bindings documentation Remi Pommarel
2020-01-17 16:05 ` Rob Herring
2020-01-16 11:18 ` [PATCH v5 4/7] arm64: dts: meson-axg: Add PCIE PHY nodes Remi Pommarel
2020-01-23 9:56 ` Neil Armstrong
2020-01-16 11:18 ` [PATCH v5 5/7] phy: amlogic: Add Amlogic AXG MIPI/PCIE analog PHY Driver Remi Pommarel
2020-01-23 9:37 ` Jerome Brunet
2020-01-16 11:18 ` [PATCH v5 6/7] phy: amlogic: Add Amlogic AXG PCIE " Remi Pommarel
2020-01-23 9:44 ` Jerome Brunet
2020-01-23 10:56 ` Remi Pommarel
2020-01-16 11:18 ` [PATCH v5 7/7] PCI: amlogic: Use AXG PCIE Remi Pommarel
2020-01-16 20:13 ` Bjorn Helgaas
2020-01-23 10:00 ` Neil Armstrong [this message]
2020-01-23 9:52 ` Jerome Brunet
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=256555bf-7aa5-6232-fd7d-0f3b0b2b0e67@baylibre.com \
--to=narmstrong@baylibre.com \
--cc=devicetree@vger.kernel.org \
--cc=helgaas@kernel.org \
--cc=jbrunet@baylibre.com \
--cc=khilman@baylibre.com \
--cc=kishon@ti.com \
--cc=linux-amlogic@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=martin.blumenstingl@googlemail.com \
--cc=repk@triplefau.lt \
--cc=robh+dt@kernel.org \
--cc=yue.wang@Amlogic.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).