From: Daniel Lezcano <daniel.lezcano@linaro.org>
To: Paul Walmsley <paul.walmsley@sifive.com>,
Atish Patra <atish.patra@wdc.com>
Cc: linux-kernel@vger.kernel.org, Alan Kao <alankao@andestech.com>,
Albert Ou <aou@eecs.berkeley.edu>,
Anup Patel <anup.patel@wdc.com>,
devicetree@vger.kernel.org, Enrico Weigelt <info@metux.net>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
Johan Hovold <johan@kernel.org>,
linux-riscv@lists.infradead.org,
Mark Rutland <mark.rutland@arm.com>,
Palmer Dabbelt <palmer@sifive.com>,
Rob Herring <robh+dt@kernel.org>,
Thomas Gleixner <tglx@linutronix.de>
Subject: Re: [PATCH v4 1/4] RISC-V: Remove per cpu clocksource
Date: Wed, 7 Aug 2019 10:04:01 +0200 [thread overview]
Message-ID: <5687851a-2cdb-95a2-708f-30f6c14ba817@linaro.org> (raw)
In-Reply-To: <alpine.DEB.2.21.9999.1908061437000.13971@viisi.sifive.com>
On 06/08/2019 23:37, Paul Walmsley wrote:
> On Fri, 2 Aug 2019, Atish Patra wrote:
>
>> There is only one clocksource in RISC-V. The boot cpu initializes
>> that clocksource. No need to keep a percpu data structure.
>>
>> Signed-off-by: Atish Patra <atish.patra@wdc.com>
>
> Thanks, queued for v5.3-rc4.
Please, in the future wait for my:
Acked-by: Daniel Lezcano <daniel.lezcano@linaro.org>
--
<http://www.linaro.org/> Linaro.org │ Open source software for ARM SoCs
Follow Linaro: <http://www.facebook.com/pages/Linaro> Facebook |
<http://twitter.com/#!/linaroorg> Twitter |
<http://www.linaro.org/linaro-blog/> Blog
next prev parent reply other threads:[~2019-08-07 8:04 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-08-03 4:27 [PATCH v4 0/4] Miscellaneous fixes Atish Patra
2019-08-03 4:27 ` [PATCH v4 1/4] RISC-V: Remove per cpu clocksource Atish Patra
2019-08-06 21:37 ` Paul Walmsley
2019-08-07 8:04 ` Daniel Lezcano [this message]
2019-08-03 4:27 ` [PATCH v4 2/4] RISC-V: Add riscv_isa reprensenting ISA features common across CPUs Atish Patra
2019-08-06 21:54 ` Paul Walmsley
2019-08-07 4:12 ` Anup Patel
2019-08-07 6:51 ` Christoph Hellwig
2019-08-07 6:55 ` Anup Patel
2019-08-03 4:27 ` [PATCH v4 3/4] RISC-V: Fix unsupported isa string info Atish Patra
2019-08-03 4:27 ` [PATCH v4 4/4] dt-bindings: Update the riscv,isa string description Atish Patra
2019-08-06 21:43 ` Paul Walmsley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5687851a-2cdb-95a2-708f-30f6c14ba817@linaro.org \
--to=daniel.lezcano@linaro.org \
--cc=alankao@andestech.com \
--cc=anup.patel@wdc.com \
--cc=aou@eecs.berkeley.edu \
--cc=atish.patra@wdc.com \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=info@metux.net \
--cc=johan@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=mark.rutland@arm.com \
--cc=palmer@sifive.com \
--cc=paul.walmsley@sifive.com \
--cc=robh+dt@kernel.org \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).