From: Icenowy Zheng <icenowy@aosc.io>
To: Chen-Yu Tsai <wens@csie.org>
Cc: Rob Herring <robh+dt@kernel.org>,
Maxime Ripard <maxime.ripard@bootlin.com>,
Kishon Vijay Abraham I <kishon@ti.com>,
devicetree <devicetree@vger.kernel.org>,
linux-arm-kernel <linux-arm-kernel@lists.infradead.org>,
linux-kernel <linux-kernel@vger.kernel.org>,
linux-sunxi <linux-sunxi@googlegroups.com>
Subject: Re: [linux-sunxi] [PATCH v2 8/9] arm64: allwinner: dts: h6: add USB3 device nodes
Date: Sat, 07 Jul 2018 11:37:52 +0800 [thread overview]
Message-ID: <76682488-74B8-4CEE-ACD5-29C667C438AE@aosc.io> (raw)
In-Reply-To: <CAGb2v67=FeGJ6PJLsru5ScXdTyLdCczQ7BNRmOnh-+4g7iCFqg@mail.gmail.com>
于 2018年7月7日 GMT+08:00 上午11:35:22, Chen-Yu Tsai <wens@csie.org> 写到:
>On Fri, Jul 6, 2018 at 11:38 PM, Icenowy Zheng <icenowy@aosc.io> wrote:
>> Allwinner H6 SoC features USB3 functionality, with a DWC3 controller
>and
>> a custom PHY.
>>
>> Add device tree nodes for them.
>>
>> Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
>> ---
>> Changes in v2:
>> - Rebased on top of the USB2 support patch.
>> - Dropped the dwc3-of-simple device.
>>
>> arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi | 24
>++++++++++++++++++++
>> 1 file changed, 24 insertions(+)
>>
>> diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
>b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
>> index 62fc0f5e10ba..6738e97ee37f 100644
>> --- a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
>> +++ b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
>> @@ -229,6 +229,30 @@
>> status = "disabled";
>> };
>>
>> + dwc3: dwc3 {
>> + compatible = "snps,dwc3";
>> + reg = <0x5200000 0x10000>;
>> + interrupts = <GIC_SPI 26
>IRQ_TYPE_LEVEL_HIGH>;
>> + /* The only clock is shared. */
>> + clocks = <&ccu CLK_BUS_XHCI>,
>> + <&ccu CLK_BUS_XHCI>,
>> + <&ccu CLK_BUS_XHCI>;
>> + clock-names = "ref", "bus_early", "suspend";
>
>The diagram in the user manual also shows the low speed 32k oscillator
>being fed into DWC3. Maybe someone with more knowledge of what the IP
>block expects can give us a clue about which one of these it is.
If possible, I think it's suspend clock.
I have checked RK3399 clk tree and USB3 ref is just a gate
on 24M osc, and bus clock is surely CLK_BUS_XHCI.
>
>ChenYu
>
>> + resets = <&ccu RST_BUS_XHCI>;
>> + /*
>> + * The datasheet of the chip doesn't declare
>the
>> + * peripheral function, and there's no boards
>known
>> + * to have a USB Type-B port routed to the
>port.
>> + * In addition, no one has tested the
>peripheral
>> + * function yet.
>> + * So set the dr_mode to "host" in the DTSI
>file.
>> + */
>> + dr_mode = "host";
>> + phys = <&usb3phy>;
>> + phy-names = "usb3-phy";
>> + status = "disabled";
>> + };
>> +
>> usb3phy: phy@5210000 {
>> compatible = "allwinner,sun50i-h6-usb3-phy";
>> reg = <0x5210000 0x10000>;
>> --
>> 2.17.1
>>
>> --
>> You received this message because you are subscribed to the Google
>Groups "linux-sunxi" group.
>> To unsubscribe from this group and stop receiving emails from it,
>send an email to linux-sunxi+unsubscribe@googlegroups.com.
>> For more options, visit https://groups.google.com/d/optout.
next prev parent reply other threads:[~2018-07-07 3:38 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-07-06 15:37 [PATCH v2 0/9] Allwinner H6 USB support Icenowy Zheng
2018-07-06 15:37 ` [PATCH v2 1/9] phy: sun4i-usb: add support for missing USB PHY index Icenowy Zheng
2018-07-06 15:37 ` [PATCH v2 2/9] phy: sun4i-usb: add support for H6 USB2 PHY Icenowy Zheng
2018-07-06 15:37 ` [PATCH v2 3/9] arm64: allwinner: dts: h6: add USB2-related device nodes Icenowy Zheng
2018-07-07 3:31 ` [linux-sunxi] " Chen-Yu Tsai
2018-07-07 3:33 ` Icenowy Zheng
2018-07-06 15:38 ` [PATCH v2 4/9] arm64: allwinner: dts: h6: add USB Vbus regulator Icenowy Zheng
2018-07-06 15:38 ` [PATCH v2 5/9] arm64: allwinner: dts: h6: enable USB2 on Pine H64 Icenowy Zheng
2018-07-07 3:38 ` [linux-sunxi] " Chen-Yu Tsai
2018-07-06 15:38 ` [PATCH v2 6/9] dt-bindings: phy: add binding for Allwinner USB3 PHY Icenowy Zheng
2018-07-11 16:13 ` Rob Herring
2018-07-11 16:19 ` Icenowy Zheng
2018-07-11 17:39 ` Rob Herring
2018-07-06 15:38 ` [PATCH v2 7/9] phy: allwinner: add phy driver for USB3 PHY on Allwinner H6 SoC Icenowy Zheng
2018-07-09 4:31 ` Kishon Vijay Abraham I
2018-07-09 4:36 ` Chen-Yu Tsai
2018-07-09 4:40 ` [linux-sunxi] " Icenowy Zheng
2018-07-06 15:38 ` [PATCH v2 8/9] arm64: allwinner: dts: h6: add USB3 device nodes Icenowy Zheng
2018-07-07 3:35 ` [linux-sunxi] " Chen-Yu Tsai
2018-07-07 3:37 ` Icenowy Zheng [this message]
2018-07-06 15:38 ` [PATCH v2 9/9] arm64: allwinner: dts: h6: enable USB3 port on Pine H64 Icenowy Zheng
2018-07-09 2:52 ` [linux-sunxi] [PATCH v2 0/9] Allwinner H6 USB support Chen-Yu Tsai
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=76682488-74B8-4CEE-ACD5-29C667C438AE@aosc.io \
--to=icenowy@aosc.io \
--cc=devicetree@vger.kernel.org \
--cc=kishon@ti.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-sunxi@googlegroups.com \
--cc=maxime.ripard@bootlin.com \
--cc=robh+dt@kernel.org \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).