* [PATCH] platform: x86: pcengines-apu2: wire up simswitch gpio as led
@ 2019-07-29 14:39 Enrico Weigelt, metux IT consult
2019-08-01 15:01 ` Andy Shevchenko
0 siblings, 1 reply; 2+ messages in thread
From: Enrico Weigelt, metux IT consult @ 2019-07-29 14:39 UTC (permalink / raw)
To: linux-kernel; +Cc: info, dvhart, andy, platform-driver-x86
From: Enrico Weigelt <info@metux.net>
The APU3+ boards have two SIM sockets, while only one of them
can be routed to the mpcie slots at a time. Selection is done
via simswap gpio.
We currently don't have a fitting subsystem for those cases yet,
so just wire it up to a LED for the time being. While this isn't
really semantically correct, it's a good compromise.
Signed-off-by: Enrico Weigelt <info@metux.net>
---
drivers/platform/x86/pcengines-apuv2.c | 5 ++++-
1 file changed, 4 insertions(+), 1 deletion(-)
diff --git a/drivers/platform/x86/pcengines-apuv2.c b/drivers/platform/x86/pcengines-apuv2.c
index b0d3110..adecd6a 100644
--- a/drivers/platform/x86/pcengines-apuv2.c
+++ b/drivers/platform/x86/pcengines-apuv2.c
@@ -69,7 +69,8 @@
static const struct gpio_led apu2_leds[] = {
{ .name = "apu:green:1" },
{ .name = "apu:green:2" },
- { .name = "apu:green:3" }
+ { .name = "apu:green:3" },
+ { .name = "apu:simswap" },
};
static const struct gpio_led_platform_data apu2_leds_pdata = {
@@ -86,6 +87,8 @@
NULL, 1, GPIO_ACTIVE_LOW),
GPIO_LOOKUP_IDX(AMD_FCH_GPIO_DRIVER_NAME, APU2_GPIO_LINE_LED3,
NULL, 2, GPIO_ACTIVE_LOW),
+ GPIO_LOOKUP_IDX(AMD_FCH_GPIO_DRIVER_NAME, APU2_GPIO_REG_SIMSWAP,
+ NULL, 3, GPIO_ACTIVE_LOW),
}
};
--
1.9.1
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH] platform: x86: pcengines-apu2: wire up simswitch gpio as led
2019-07-29 14:39 [PATCH] platform: x86: pcengines-apu2: wire up simswitch gpio as led Enrico Weigelt, metux IT consult
@ 2019-08-01 15:01 ` Andy Shevchenko
0 siblings, 0 replies; 2+ messages in thread
From: Andy Shevchenko @ 2019-08-01 15:01 UTC (permalink / raw)
To: Enrico Weigelt, metux IT consult
Cc: Linux Kernel Mailing List, Darren Hart, Andy Shevchenko, Platform Driver
On Mon, Jul 29, 2019 at 5:39 PM Enrico Weigelt, metux IT consult
<info@metux.net> wrote:
>
> From: Enrico Weigelt <info@metux.net>
>
> The APU3+ boards have two SIM sockets, while only one of them
> can be routed to the mpcie slots at a time. Selection is done
> via simswap gpio.
>
> We currently don't have a fitting subsystem for those cases yet,
> so just wire it up to a LED for the time being. While this isn't
> really semantically correct, it's a good compromise.
>
Applied, thanks!
> Signed-off-by: Enrico Weigelt <info@metux.net>
> ---
> drivers/platform/x86/pcengines-apuv2.c | 5 ++++-
> 1 file changed, 4 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/platform/x86/pcengines-apuv2.c b/drivers/platform/x86/pcengines-apuv2.c
> index b0d3110..adecd6a 100644
> --- a/drivers/platform/x86/pcengines-apuv2.c
> +++ b/drivers/platform/x86/pcengines-apuv2.c
> @@ -69,7 +69,8 @@
> static const struct gpio_led apu2_leds[] = {
> { .name = "apu:green:1" },
> { .name = "apu:green:2" },
> - { .name = "apu:green:3" }
> + { .name = "apu:green:3" },
> + { .name = "apu:simswap" },
> };
>
> static const struct gpio_led_platform_data apu2_leds_pdata = {
> @@ -86,6 +87,8 @@
> NULL, 1, GPIO_ACTIVE_LOW),
> GPIO_LOOKUP_IDX(AMD_FCH_GPIO_DRIVER_NAME, APU2_GPIO_LINE_LED3,
> NULL, 2, GPIO_ACTIVE_LOW),
> + GPIO_LOOKUP_IDX(AMD_FCH_GPIO_DRIVER_NAME, APU2_GPIO_REG_SIMSWAP,
> + NULL, 3, GPIO_ACTIVE_LOW),
> }
> };
>
> --
> 1.9.1
>
--
With Best Regards,
Andy Shevchenko
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2019-08-01 15:01 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-07-29 14:39 [PATCH] platform: x86: pcengines-apu2: wire up simswitch gpio as led Enrico Weigelt, metux IT consult
2019-08-01 15:01 ` Andy Shevchenko
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).