* [PATCH] clk: renesas: r9a06g032: Add missing PCI USB clock
@ 2019-03-22 11:33 Gareth Williams
2019-03-25 10:05 ` Geert Uytterhoeven
0 siblings, 1 reply; 2+ messages in thread
From: Gareth Williams @ 2019-03-22 11:33 UTC (permalink / raw)
To: Geert Uytterhoeven, Michael Turquette, Stephen Boyd
Cc: Gareth Williams, Phil Edworthy, linux-renesas-soc, linux-clk,
linux-kernel
The clock driver is missing support for the clk_pci_usb clock that is
present on the SoC. This is added to allow the clock to be supported.
Signed-off-by: Gareth Williams <gareth.williams.jx@renesas.com>
---
drivers/clk/renesas/r9a06g032-clocks.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/clk/renesas/r9a06g032-clocks.c b/drivers/clk/renesas/r9a06g032-clocks.c
index 5d7f77b1..0b492b5 100644
--- a/drivers/clk/renesas/r9a06g032-clocks.c
+++ b/drivers/clk/renesas/r9a06g032-clocks.c
@@ -198,6 +198,7 @@ static const struct r9a06g032_clkdesc r9a06g032_clocks[] __initconst = {
D_GATE(CLK_P6_PG2, "clk_p6_pg2", DIV_P6_PG, 0x8a3, 0x8a4, 0x8a5, 0, 0xb61, 0, 0),
D_GATE(CLK_P6_PG3, "clk_p6_pg3", DIV_P6_PG, 0x8a6, 0x8a7, 0x8a8, 0, 0xb62, 0, 0),
D_GATE(CLK_P6_PG4, "clk_p6_pg4", DIV_P6_PG, 0x8a9, 0x8aa, 0x8ab, 0, 0xb63, 0, 0),
+ D_GATE(CLK_PCI_USB, "clk_pci_usb", CLKOUT_D40, 0xe6, 0, 0, 0, 0, 0, 0),
D_GATE(CLK_QSPI0, "clk_qspi0", DIV_QSPI0, 0x2a4, 0x2a5, 0, 0, 0, 0, 0),
D_GATE(CLK_QSPI1, "clk_qspi1", DIV_QSPI1, 0x484, 0x485, 0, 0, 0, 0, 0),
D_GATE(CLK_RGMII_REF, "clk_rgmii_ref", CLKOUT_D8, 0x340, 0, 0, 0, 0, 0, 0),
--
2.7.4
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH] clk: renesas: r9a06g032: Add missing PCI USB clock
2019-03-22 11:33 [PATCH] clk: renesas: r9a06g032: Add missing PCI USB clock Gareth Williams
@ 2019-03-25 10:05 ` Geert Uytterhoeven
0 siblings, 0 replies; 2+ messages in thread
From: Geert Uytterhoeven @ 2019-03-25 10:05 UTC (permalink / raw)
To: Gareth Williams
Cc: Geert Uytterhoeven, Michael Turquette, Stephen Boyd,
Phil Edworthy, Linux-Renesas, linux-clk,
Linux Kernel Mailing List
On Fri, Mar 22, 2019 at 12:35 PM Gareth Williams
<gareth.williams.jx@renesas.com> wrote:
> The clock driver is missing support for the clk_pci_usb clock that is
> present on the SoC. This is added to allow the clock to be supported.
>
> Signed-off-by: Gareth Williams <gareth.williams.jx@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
i.e. queueing clk-renesas-for-v5.2.
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org
In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
-- Linus Torvalds
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2019-03-25 10:05 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-03-22 11:33 [PATCH] clk: renesas: r9a06g032: Add missing PCI USB clock Gareth Williams
2019-03-25 10:05 ` Geert Uytterhoeven
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).