From: Ulf Hansson <ulf.hansson@linaro.org>
To: Douglas Anderson <dianders@chromium.org>
Cc: "Heiko Stuebner" <heiko@sntech.de>, Kishon <kishon@ti.com>,
"Rob Herring" <robh+dt@kernel.org>,
"Shawn Lin" <shawn.lin@rock-chips.com>,
"Ziyuan Xu" <xzy.xu@rock-chips.com>,
"Brian Norris" <briannorris@chromium.org>,
"Adrian Hunter" <adrian.hunter@intel.com>,
"open list:ARM/Rockchip SoC..."
<linux-rockchip@lists.infradead.org>,
linux-mmc <linux-mmc@vger.kernel.org>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
groeck@chromium.org, "Mark Rutland" <mark.rutland@arm.com>,
"Catalin Marinas" <catalin.marinas@arm.com>,
"Linus Walleij" <linus.walleij@linaro.org>,
"Will Deacon" <will.deacon@arm.com>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"Wolfram Sang" <wsa+renesas@sang-engineering.com>,
"Stefan Wahren" <stefan.wahren@i2se.com>,
zhengxing@rock-chips.com,
"Michal Simek" <michal.simek@xilinx.com>,
"Geert Uytterhoeven" <geert@linux-m68k.org>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
jay.xu@rock-chips.com, "Caesar Wang" <wxt@rock-chips.com>,
"Paweł Moll" <pawel.moll@arm.com>,
"Ian Campbell" <ijc+devicetree@hellion.org.uk>,
"Simon Horman" <horms+renesas@verge.net.au>,
"Sören Brinkmann" <soren.brinkmann@xilinx.com>,
"Andrei Pistirica" <andrei.pistirica@microchip.com>,
"Ludovic Desroches" <ludovic.desroches@atmel.com>,
"Kumar Gala" <galak@codeaurora.org>,
"Yangbo Lu" <yangbo.lu@freescale.com>
Subject: Re: [PATCH v3 0/15] Changes to support 150 MHz eMMC on rk3399
Date: Wed, 22 Jun 2016 17:23:44 +0200 [thread overview]
Message-ID: <CAPDyKFpiNu0ASHiDCT1ZXG5Sbb-ei+U3cDins87_PtkvN2g25g@mail.gmail.com> (raw)
In-Reply-To: <1466445414-11974-1-git-send-email-dianders@chromium.org>
On 20 June 2016 at 19:56, Douglas Anderson <dianders@chromium.org> wrote:
> The theme of this series of patches is to try to allow running the eMMC
> at 150 MHz on the rk3399 SoC, though the changes should still be correct
> and have merit on their own. The motivation for running at 150 MHz is
> that doing so improves signal integrity and (with some eMMC devices)
> doesn't affect throughput.
>
> These patches have been structured to keep things as separate as
> possible, but nevertheless there are still some dependencies between
> patches. It probably makes the most sense for all of the non-device
> tree patches to go through a single tree. PHY patches now have Acks
> from Kishon so that means things should be clear for all non-DTS patches
> to go through the MMC tree if Ulf agrees. Device tree patches should be
> able to be landed separately and the worst what would happen is a
> warning in the kernel log if you have the code without the device tree.
>
> The code patches are based on Ulf's mmc-next. In v3 of the series I've
> pulled in the latest version of a previous PHY series posted by Brian
> Norris.
>
> The device tree patches are based on Heiko's v4.8-armsoc/dts64.
>
> Changes in v3:
> - Add Brian's PHY patches into my series
> - Add collected tags
> - Add dependency on COMMON_CLK (actually in v2.1) (Guenter Roeck)
> - Use phy_init / phy_exit (Heiko)
> - Add Kishon's Ack
>
> Changes in v2:
> - Drop 170 MHz comment (only applicable to a subtly different Arasan PHY)
> - Indicate that 5.1 ms is calculated (Shawn).
> - Clean up description of rk3399 PHY (Shawn)
> - Add Rob Herring's Ack.
> - Reorder includes (Shawn)
> - Adjust commit message wording (Rob)
> - List out clocks and clock names (Rob)
> - Move code cleanup before set phyctrl_frqsel based on card clock (Shawn)
> - Warn if we're more than 15 MHz from ideal rate (Shawn)
> - Fix typo USB => SDHCI (Shawn)
>
> Brian Norris (2):
> phy: rockchip-emmc: configure default output tap delay
> phy: rockchip-emmc: reindent the register definitions
>
> Douglas Anderson (11):
> phy: rockchip-emmc: Increase lock time allowance
> mmc: sdhci-of-arasan: Always power the PHY off/on when clock changes
> Documentation: mmc: sdhci-of-arasan: Add soc-ctl-syscon for corecfg
> regs
> mmc: sdhci-of-arasan: Properly set corecfg_baseclkfreq on rk3399
> arm64: dts: rockchip: Add soc-ctl-syscon to sdhci for rk3399
> Documentation: mmc: sdhci-of-arasan: Add ability to export card clock
> mmc: sdhci-of-arasan: Add ability to export card clock
> Documentation: phy: Let the rockchip eMMC PHY get an exported card
> clock
> phy: rockchip-emmc: Minor code cleanup in
> rockchip_emmc_phy_power_on/off()
> phy: rockchip-emmc: Set phyctrl_frqsel based on card clock
> arm64: dts: rockchip: Provide emmcclk to PHY for rk3399
>
> Shawn Lin (2):
> phy: rockchip-emmc: give DLL some extra time to be ready
> phy: rockchip-emmc: configure frequency range and drive impedance
>
> .../devicetree/bindings/mmc/arasan,sdhci.txt | 35 ++-
> .../devicetree/bindings/phy/rockchip-emmc-phy.txt | 9 +
> arch/arm64/boot/dts/rockchip/rk3399.dtsi | 5 +
> drivers/mmc/host/Kconfig | 1 +
> drivers/mmc/host/sdhci-of-arasan.c | 333 +++++++++++++++++++--
> drivers/phy/phy-rockchip-emmc.c | 216 ++++++++++---
> 6 files changed, 525 insertions(+), 74 deletions(-)
>
> --
> 2.8.0.rc3.226.g39d4020
>
Thanks, applied for next! (Skipped the DTS changes in patch9 and patch
15, as those will be picked up by Heiko).
Kind regards
Uffe
prev parent reply other threads:[~2016-06-22 15:23 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-06-20 17:56 [PATCH v3 0/15] Changes to support 150 MHz eMMC on rk3399 Douglas Anderson
2016-06-20 17:56 ` [PATCH v3 01/15] phy: rockchip-emmc: give DLL some extra time to be ready Douglas Anderson
2016-06-20 19:23 ` Guenter Roeck
2016-06-20 19:30 ` Doug Anderson
2016-06-20 19:36 ` Guenter Roeck
2016-06-20 19:38 ` Doug Anderson
2016-06-20 17:56 ` [PATCH v3 02/15] phy: rockchip-emmc: configure frequency range and drive impedance Douglas Anderson
2016-06-20 17:56 ` [PATCH v3 03/15] phy: rockchip-emmc: configure default output tap delay Douglas Anderson
2016-06-20 17:56 ` [PATCH v3 04/15] phy: rockchip-emmc: reindent the register definitions Douglas Anderson
2016-06-20 17:56 ` [PATCH v3 05/15] phy: rockchip-emmc: Increase lock time allowance Douglas Anderson
2016-06-20 19:29 ` Guenter Roeck
2016-06-20 19:36 ` Doug Anderson
2016-06-20 19:38 ` Guenter Roeck
2016-06-20 17:56 ` [PATCH v3 06/15] mmc: sdhci-of-arasan: Always power the PHY off/on when clock changes Douglas Anderson
2016-06-22 12:34 ` Adrian Hunter
2016-06-20 17:56 ` [PATCH v3 07/15] Documentation: mmc: sdhci-of-arasan: Add soc-ctl-syscon for corecfg regs Douglas Anderson
2016-06-20 17:56 ` [PATCH v3 08/15] mmc: sdhci-of-arasan: Properly set corecfg_baseclkfreq on rk3399 Douglas Anderson
2016-06-22 12:34 ` Adrian Hunter
2016-06-20 17:56 ` [PATCH v3 09/15] arm64: dts: rockchip: Add soc-ctl-syscon to sdhci for rk3399 Douglas Anderson
2016-06-22 16:30 ` Heiko Stübner
2016-06-20 17:56 ` [PATCH v3 10/15] Documentation: mmc: sdhci-of-arasan: Add ability to export card clock Douglas Anderson
2016-06-20 17:56 ` [PATCH v3 11/15] " Douglas Anderson
2016-06-22 12:35 ` Adrian Hunter
2016-06-20 17:56 ` [PATCH v3 12/15] Documentation: phy: Let the rockchip eMMC PHY get an exported " Douglas Anderson
2016-06-20 17:56 ` [PATCH v3 13/15] phy: rockchip-emmc: Minor code cleanup in rockchip_emmc_phy_power_on/off() Douglas Anderson
2016-06-20 17:56 ` [PATCH v3 14/15] phy: rockchip-emmc: Set phyctrl_frqsel based on card clock Douglas Anderson
2016-06-20 18:14 ` Heiko Stübner
2016-06-20 17:56 ` [PATCH v3 15/15] arm64: dts: rockchip: Provide emmcclk to PHY for rk3399 Douglas Anderson
2016-06-22 16:31 ` Heiko Stübner
2016-06-20 18:17 ` [PATCH v3 0/15] Changes to support 150 MHz eMMC on rk3399 Heiko Stübner
2016-06-22 15:23 ` Ulf Hansson [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAPDyKFpiNu0ASHiDCT1ZXG5Sbb-ei+U3cDins87_PtkvN2g25g@mail.gmail.com \
--to=ulf.hansson@linaro.org \
--cc=adrian.hunter@intel.com \
--cc=andrei.pistirica@microchip.com \
--cc=briannorris@chromium.org \
--cc=catalin.marinas@arm.com \
--cc=devicetree@vger.kernel.org \
--cc=dianders@chromium.org \
--cc=galak@codeaurora.org \
--cc=geert@linux-m68k.org \
--cc=groeck@chromium.org \
--cc=heiko@sntech.de \
--cc=horms+renesas@verge.net.au \
--cc=ijc+devicetree@hellion.org.uk \
--cc=jay.xu@rock-chips.com \
--cc=kishon@ti.com \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=linux-rockchip@lists.infradead.org \
--cc=ludovic.desroches@atmel.com \
--cc=mark.rutland@arm.com \
--cc=michal.simek@xilinx.com \
--cc=pawel.moll@arm.com \
--cc=robh+dt@kernel.org \
--cc=shawn.lin@rock-chips.com \
--cc=soren.brinkmann@xilinx.com \
--cc=stefan.wahren@i2se.com \
--cc=will.deacon@arm.com \
--cc=wsa+renesas@sang-engineering.com \
--cc=wxt@rock-chips.com \
--cc=xzy.xu@rock-chips.com \
--cc=yangbo.lu@freescale.com \
--cc=zhengxing@rock-chips.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).