* [PATCH 0/2] MT8186 IOMMU SUPPORT @ 2022-01-25 9:32 Yong Wu 2022-01-25 9:32 ` [PATCH 1/2] dt-bindings: mediatek: mt8186: Add binding for MM iommu Yong Wu 2022-01-25 9:32 ` [PATCH 2/2] iommu/mediatek: Add mt8186 iommu support Yong Wu 0 siblings, 2 replies; 10+ messages in thread From: Yong Wu @ 2022-01-25 9:32 UTC (permalink / raw) To: Joerg Roedel, Rob Herring, Matthias Brugger, Will Deacon Cc: Robin Murphy, Krzysztof Kozlowski, Tomasz Figa, linux-mediatek, srv_heupstream, devicetree, linux-kernel, linux-arm-kernel, iommu, Hsin-Yi Wang, yong.wu, youlin.pei, anan.sun, xueqi.zhang, yen-chang.chen, AngeloGioacchino Del Regno, mingyuan.ma, yf.wang, libo.kang, chengci.xu This patchset adds mt8186 iommu support. Base on v5.16-rc1 and mt8195 iommu v4[1]. [1] https://lore.kernel.org/linux-mediatek/20220125085634.17972-1-yong.wu@mediatek.com/ Yong Wu (2): dt-bindings: mediatek: mt8186: Add binding for MM iommu iommu/mediatek: Add mt8186 iommu support .../bindings/iommu/mediatek,iommu.yaml | 4 + drivers/iommu/mtk_iommu.c | 17 ++ .../dt-bindings/memory/mt8186-memory-port.h | 217 ++++++++++++++++++ 3 files changed, 238 insertions(+) create mode 100644 include/dt-bindings/memory/mt8186-memory-port.h -- 2.18.0 ^ permalink raw reply [flat|nested] 10+ messages in thread
* [PATCH 1/2] dt-bindings: mediatek: mt8186: Add binding for MM iommu 2022-01-25 9:32 [PATCH 0/2] MT8186 IOMMU SUPPORT Yong Wu @ 2022-01-25 9:32 ` Yong Wu 2022-01-25 13:19 ` Krzysztof Kozlowski 2022-02-09 3:15 ` Rob Herring 2022-01-25 9:32 ` [PATCH 2/2] iommu/mediatek: Add mt8186 iommu support Yong Wu 1 sibling, 2 replies; 10+ messages in thread From: Yong Wu @ 2022-01-25 9:32 UTC (permalink / raw) To: Joerg Roedel, Rob Herring, Matthias Brugger, Will Deacon Cc: Robin Murphy, Krzysztof Kozlowski, Tomasz Figa, linux-mediatek, srv_heupstream, devicetree, linux-kernel, linux-arm-kernel, iommu, Hsin-Yi Wang, yong.wu, youlin.pei, anan.sun, xueqi.zhang, yen-chang.chen, AngeloGioacchino Del Regno, mingyuan.ma, yf.wang, libo.kang, chengci.xu Add mt8186 iommu binding. "-mm" means the iommu is for Multimedia. Signed-off-by: Yong Wu <yong.wu@mediatek.com> --- .../bindings/iommu/mediatek,iommu.yaml | 4 + .../dt-bindings/memory/mt8186-memory-port.h | 217 ++++++++++++++++++ 2 files changed, 221 insertions(+) create mode 100644 include/dt-bindings/memory/mt8186-memory-port.h diff --git a/Documentation/devicetree/bindings/iommu/mediatek,iommu.yaml b/Documentation/devicetree/bindings/iommu/mediatek,iommu.yaml index c528a299afa9..6cc886eb55af 100644 --- a/Documentation/devicetree/bindings/iommu/mediatek,iommu.yaml +++ b/Documentation/devicetree/bindings/iommu/mediatek,iommu.yaml @@ -76,6 +76,7 @@ properties: - mediatek,mt8167-m4u # generation two - mediatek,mt8173-m4u # generation two - mediatek,mt8183-m4u # generation two + - mediatek,mt8186-iommu-mm # generation two - mediatek,mt8192-m4u # generation two - mediatek,mt8195-iommu-vdo # generation two - mediatek,mt8195-iommu-vpp # generation two @@ -120,6 +121,7 @@ properties: dt-binding/memory/mt8167-larb-port.h for mt8167, dt-binding/memory/mt8173-larb-port.h for mt8173, dt-binding/memory/mt8183-larb-port.h for mt8183, + dt-binding/memory/mt8186-memory-port.h for mt8186, dt-binding/memory/mt8192-larb-port.h for mt8192. dt-binding/memory/mt8195-memory-port.h for mt8195. @@ -141,6 +143,7 @@ allOf: - mediatek,mt2701-m4u - mediatek,mt2712-m4u - mediatek,mt8173-m4u + - mediatek,mt8186-iommu-mm - mediatek,mt8192-m4u - mediatek,mt8195-iommu-vdo - mediatek,mt8195-iommu-vpp @@ -153,6 +156,7 @@ allOf: properties: compatible: enum: + - mediatek,mt8186-iommu-mm - mediatek,mt8192-m4u - mediatek,mt8195-iommu-vdo - mediatek,mt8195-iommu-vpp diff --git a/include/dt-bindings/memory/mt8186-memory-port.h b/include/dt-bindings/memory/mt8186-memory-port.h new file mode 100644 index 000000000000..bda265725870 --- /dev/null +++ b/include/dt-bindings/memory/mt8186-memory-port.h @@ -0,0 +1,217 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) 2022 MediaTek Inc. + * + * Author: Anan Sun <anan.sun@mediatek.com> + * Author: Yong Wu <yong.wu@mediatek.com> + */ +#ifndef _DT_BINDINGS_MEMORY_MT8186_LARB_PORT_H_ +#define _DT_BINDINGS_MEMORY_MT8186_LARB_PORT_H_ + +#include <dt-bindings/memory/mtk-memory-port.h> + +/* + * MM IOMMU supports 16GB dma address. We separate it to four ranges: + * 0 ~ 4G; 4G ~ 8G; 8G ~ 12G; 12G ~ 16G, we could adjust these masters + * locate in anyone bank. BUT: + * a) Make sure all the ports inside a larb are in one range. + * b) The iova of any master can NOT cross the 4G/8G/12G boundary. + * + * This is the suggested mapping in this SoC: + * + * modules dma-address-region larbs-ports + * disp 0 ~ 4G larb0/1/2 + * vcodec 4G ~ 8G larb4/7 + * cam/mdp 8G ~ 12G the other larbs. + * N/A 12G ~ 16G + * CCU0 0x24000_0000 ~ 0x243ff_ffff larb13: port 9/10 + * CCU1 0x24400_0000 ~ 0x247ff_ffff larb14: port 4/5 + */ + +/* MM IOMMU ports */ +/* LARB 0 -- MMSYS */ +#define IOMMU_PORT_L0_DISP_POSTMASK0 MTK_M4U_ID(0, 0) +#define IOMMU_PORT_L0_REVERSED MTK_M4U_ID(0, 1) +#define IOMMU_PORT_L0_OVL_RDMA0 MTK_M4U_ID(0, 2) +#define IOMMU_PORT_L0_DISP_FAKE0 MTK_M4U_ID(0, 3) + +/* LARB 1 -- MMSYS */ +#define IOMMU_PORT_L1_DISP_RDMA1 MTK_M4U_ID(1, 0) +#define IOMMU_PORT_L1_OVL_2L_RDMA0 MTK_M4U_ID(1, 1) +#define IOMMU_PORT_L1_DISP_RDMA0 MTK_M4U_ID(1, 2) +#define IOMMU_PORT_L1_DISP_WDMA0 MTK_M4U_ID(1, 3) +#define IOMMU_PORT_L1_DISP_FAKE1 MTK_M4U_ID(1, 4) + +/* LARB 2 -- MMSYS */ +#define IOMMU_PORT_L2_MDP_RDMA0 MTK_M4U_ID(2, 0) +#define IOMMU_PORT_L2_MDP_RDMA1 MTK_M4U_ID(2, 1) +#define IOMMU_PORT_L2_MDP_WROT0 MTK_M4U_ID(2, 2) +#define IOMMU_PORT_L2_MDP_WROT1 MTK_M4U_ID(2, 3) +#define IOMMU_PORT_L2_DISP_FAKE0 MTK_M4U_ID(2, 4) + +/* LARB 4 -- VDEC */ +#define IOMMU_PORT_L4_HW_VDEC_MC_EXT MTK_M4U_ID(4, 0) +#define IOMMU_PORT_L4_HW_VDEC_UFO_EXT MTK_M4U_ID(4, 1) +#define IOMMU_PORT_L4_HW_VDEC_PP_EXT MTK_M4U_ID(4, 2) +#define IOMMU_PORT_L4_HW_VDEC_PRED_RD_EXT MTK_M4U_ID(4, 3) +#define IOMMU_PORT_L4_HW_VDEC_PRED_WR_EXT MTK_M4U_ID(4, 4) +#define IOMMU_PORT_L4_HW_VDEC_PPWRAP_EXT MTK_M4U_ID(4, 5) +#define IOMMU_PORT_L4_HW_VDEC_TILE_EXT MTK_M4U_ID(4, 6) +#define IOMMU_PORT_L4_HW_VDEC_VLD_EXT MTK_M4U_ID(4, 7) +#define IOMMU_PORT_L4_HW_VDEC_VLD2_EXT MTK_M4U_ID(4, 8) +#define IOMMU_PORT_L4_HW_VDEC_AVC_MV_EXT MTK_M4U_ID(4, 9) +#define IOMMU_PORT_L4_HW_VDEC_UFO_ENC_EXT MTK_M4U_ID(4, 10) +#define IOMMU_PORT_L4_HW_VDEC_RG_CTRL_DMA_EXT MTK_M4U_ID(4, 11) +#define IOMMU_PORT_L4_HW_MINI_MDP_R0_EXT MTK_M4U_ID(4, 12) +#define IOMMU_PORT_L4_HW_MINI_MDP_W0_EXT MTK_M4U_ID(4, 13) + +/* LARB 7 -- VENC */ +#define IOMMU_PORT_L7_VENC_RCPU MTK_M4U_ID(7, 0) +#define IOMMU_PORT_L7_VENC_REC MTK_M4U_ID(7, 1) +#define IOMMU_PORT_L7_VENC_BSDMA MTK_M4U_ID(7, 2) +#define IOMMU_PORT_L7_VENC_SV_COMV MTK_M4U_ID(7, 3) +#define IOMMU_PORT_L7_VENC_RD_COMV MTK_M4U_ID(7, 4) +#define IOMMU_PORT_L7_VENC_CUR_LUMA MTK_M4U_ID(7, 5) +#define IOMMU_PORT_L7_VENC_CUR_CHROMA MTK_M4U_ID(7, 6) +#define IOMMU_PORT_L7_VENC_REF_LUMA MTK_M4U_ID(7, 7) +#define IOMMU_PORT_L7_VENC_REF_CHROMA MTK_M4U_ID(7, 8) +#define IOMMU_PORT_L7_JPGENC_Y_RDMA MTK_M4U_ID(7, 9) +#define IOMMU_PORT_L7_JPGENC_C_RDMA MTK_M4U_ID(7, 10) +#define IOMMU_PORT_L7_JPGENC_Q_TABLE MTK_M4U_ID(7, 11) +#define IOMMU_PORT_L7_JPGENC_BSDMA MTK_M4U_ID(7, 12) + +/* LARB 8 -- WPE */ +#define IOMMU_PORT_L8_WPE_RDMA_0 MTK_M4U_ID(8, 0) +#define IOMMU_PORT_L8_WPE_RDMA_1 MTK_M4U_ID(8, 1) +#define IOMMU_PORT_L8_WPE_WDMA_0 MTK_M4U_ID(8, 2) + +/* LARB 9 -- IMG-1 */ +#define IOMMU_PORT_L9_IMG_IMGI_D1 MTK_M4U_ID(9, 0) +#define IOMMU_PORT_L9_IMG_IMGBI_D1 MTK_M4U_ID(9, 1) +#define IOMMU_PORT_L9_IMG_DMGI_D1 MTK_M4U_ID(9, 2) +#define IOMMU_PORT_L9_IMG_DEPI_D1 MTK_M4U_ID(9, 3) +#define IOMMU_PORT_L9_IMG_LCE_D1 MTK_M4U_ID(9, 4) +#define IOMMU_PORT_L9_IMG_SMTI_D1 MTK_M4U_ID(9, 5) +#define IOMMU_PORT_L9_IMG_SMTO_D2 MTK_M4U_ID(9, 6) +#define IOMMU_PORT_L9_IMG_SMTO_D1 MTK_M4U_ID(9, 7) +#define IOMMU_PORT_L9_IMG_CRZO_D1 MTK_M4U_ID(9, 8) +#define IOMMU_PORT_L9_IMG_IMG3O_D1 MTK_M4U_ID(9, 9) +#define IOMMU_PORT_L9_IMG_VIPI_D1 MTK_M4U_ID(9, 10) +#define IOMMU_PORT_L9_IMG_SMTI_D5 MTK_M4U_ID(9, 11) +#define IOMMU_PORT_L9_IMG_TIMGO_D1 MTK_M4U_ID(9, 12) +#define IOMMU_PORT_L9_IMG_UFBC_W0 MTK_M4U_ID(9, 13) +#define IOMMU_PORT_L9_IMG_UFBC_R0 MTK_M4U_ID(9, 14) +#define IOMMU_PORT_L9_IMG_WPE_RDMA1 MTK_M4U_ID(9, 15) +#define IOMMU_PORT_L9_IMG_WPE_RDMA0 MTK_M4U_ID(9, 16) +#define IOMMU_PORT_L9_IMG_WPE_WDMA MTK_M4U_ID(9, 17) +#define IOMMU_PORT_L9_IMG_MFB_RDMA0 MTK_M4U_ID(9, 18) +#define IOMMU_PORT_L9_IMG_MFB_RDMA1 MTK_M4U_ID(9, 19) +#define IOMMU_PORT_L9_IMG_MFB_RDMA2 MTK_M4U_ID(9, 20) +#define IOMMU_PORT_L9_IMG_MFB_RDMA3 MTK_M4U_ID(9, 21) +#define IOMMU_PORT_L9_IMG_MFB_RDMA4 MTK_M4U_ID(9, 22) +#define IOMMU_PORT_L9_IMG_MFB_RDMA5 MTK_M4U_ID(9, 23) +#define IOMMU_PORT_L9_IMG_MFB_WDMA0 MTK_M4U_ID(9, 24) +#define IOMMU_PORT_L9_IMG_MFB_WDMA1 MTK_M4U_ID(9, 25) +#define IOMMU_PORT_L9_IMG_RESERVE6 MTK_M4U_ID(9, 26) +#define IOMMU_PORT_L9_IMG_RESERVE7 MTK_M4U_ID(9, 27) +#define IOMMU_PORT_L9_IMG_RESERVE8 MTK_M4U_ID(9, 28) + +/* LARB 11 -- IMG-2 */ +#define IOMMU_PORT_L11_IMG_IMGI_D1 MTK_M4U_ID(11, 0) +#define IOMMU_PORT_L11_IMG_IMGBI_D1 MTK_M4U_ID(11, 1) +#define IOMMU_PORT_L11_IMG_DMGI_D1 MTK_M4U_ID(11, 2) +#define IOMMU_PORT_L11_IMG_DEPI_D1 MTK_M4U_ID(11, 3) +#define IOMMU_PORT_L11_IMG_LCE_D1 MTK_M4U_ID(11, 4) +#define IOMMU_PORT_L11_IMG_SMTI_D1 MTK_M4U_ID(11, 5) +#define IOMMU_PORT_L11_IMG_SMTO_D2 MTK_M4U_ID(11, 6) +#define IOMMU_PORT_L11_IMG_SMTO_D1 MTK_M4U_ID(11, 7) +#define IOMMU_PORT_L11_IMG_CRZO_D1 MTK_M4U_ID(11, 8) +#define IOMMU_PORT_L11_IMG_IMG3O_D1 MTK_M4U_ID(11, 9) +#define IOMMU_PORT_L11_IMG_VIPI_D1 MTK_M4U_ID(11, 10) +#define IOMMU_PORT_L11_IMG_SMTI_D5 MTK_M4U_ID(11, 11) +#define IOMMU_PORT_L11_IMG_TIMGO_D1 MTK_M4U_ID(11, 12) +#define IOMMU_PORT_L11_IMG_UFBC_W0 MTK_M4U_ID(11, 13) +#define IOMMU_PORT_L11_IMG_UFBC_R0 MTK_M4U_ID(11, 14) +#define IOMMU_PORT_L11_IMG_WPE_RDMA1 MTK_M4U_ID(11, 15) +#define IOMMU_PORT_L11_IMG_WPE_RDMA0 MTK_M4U_ID(11, 16) +#define IOMMU_PORT_L11_IMG_WPE_WDMA MTK_M4U_ID(11, 17) +#define IOMMU_PORT_L11_IMG_MFB_RDMA0 MTK_M4U_ID(11, 18) +#define IOMMU_PORT_L11_IMG_MFB_RDMA1 MTK_M4U_ID(11, 19) +#define IOMMU_PORT_L11_IMG_MFB_RDMA2 MTK_M4U_ID(11, 20) +#define IOMMU_PORT_L11_IMG_MFB_RDMA3 MTK_M4U_ID(11, 21) +#define IOMMU_PORT_L11_IMG_MFB_RDMA4 MTK_M4U_ID(11, 22) +#define IOMMU_PORT_L11_IMG_MFB_RDMA5 MTK_M4U_ID(11, 23) +#define IOMMU_PORT_L11_IMG_MFB_WDMA0 MTK_M4U_ID(11, 24) +#define IOMMU_PORT_L11_IMG_MFB_WDMA1 MTK_M4U_ID(11, 25) +#define IOMMU_PORT_L11_IMG_RESERVE6 MTK_M4U_ID(11, 26) +#define IOMMU_PORT_L11_IMG_RESERVE7 MTK_M4U_ID(11, 27) +#define IOMMU_PORT_L11_IMG_RESERVE8 MTK_M4U_ID(11, 28) + +/* LARB 13 -- CAM */ +#define IOMMU_PORT_L13_CAM_MRAWI MTK_M4U_ID(13, 0) +#define IOMMU_PORT_L13_CAM_MRAWO_0 MTK_M4U_ID(13, 1) +#define IOMMU_PORT_L13_CAM_MRAWO_1 MTK_M4U_ID(13, 2) +#define IOMMU_PORT_L13_CAM_CAMSV_4 MTK_M4U_ID(13, 6) +#define IOMMU_PORT_L13_CAM_CAMSV_5 MTK_M4U_ID(13, 7) +#define IOMMU_PORT_L13_CAM_CAMSV_6 MTK_M4U_ID(13, 8) +#define IOMMU_PORT_L13_CAM_CCUI MTK_M4U_ID(13, 9) +#define IOMMU_PORT_L13_CAM_CCUO MTK_M4U_ID(13, 10) +#define IOMMU_PORT_L13_CAM_FAKE MTK_M4U_ID(13, 11) + +/* LARB 14 -- CAM */ +#define IOMMU_PORT_L14_CAM_CCUI MTK_M4U_ID(14, 4) +#define IOMMU_PORT_L14_CAM_CCUO MTK_M4U_ID(14, 5) + +/* LARB 16 -- RAW-A */ +#define IOMMU_PORT_L16_CAM_IMGO_R1_A MTK_M4U_ID(16, 0) +#define IOMMU_PORT_L16_CAM_RRZO_R1_A MTK_M4U_ID(16, 1) +#define IOMMU_PORT_L16_CAM_CQI_R1_A MTK_M4U_ID(16, 2) +#define IOMMU_PORT_L16_CAM_BPCI_R1_A MTK_M4U_ID(16, 3) +#define IOMMU_PORT_L16_CAM_YUVO_R1_A MTK_M4U_ID(16, 4) +#define IOMMU_PORT_L16_CAM_UFDI_R2_A MTK_M4U_ID(16, 5) +#define IOMMU_PORT_L16_CAM_RAWI_R2_A MTK_M4U_ID(16, 6) +#define IOMMU_PORT_L16_CAM_RAWI_R3_A MTK_M4U_ID(16, 7) +#define IOMMU_PORT_L16_CAM_AAO_R1_A MTK_M4U_ID(16, 8) +#define IOMMU_PORT_L16_CAM_AFO_R1_A MTK_M4U_ID(16, 9) +#define IOMMU_PORT_L16_CAM_FLKO_R1_A MTK_M4U_ID(16, 10) +#define IOMMU_PORT_L16_CAM_LCESO_R1_A MTK_M4U_ID(16, 11) +#define IOMMU_PORT_L16_CAM_CRZO_R1_A MTK_M4U_ID(16, 12) +#define IOMMU_PORT_L16_CAM_LTMSO_R1_A MTK_M4U_ID(16, 13) +#define IOMMU_PORT_L16_CAM_RSSO_R1_A MTK_M4U_ID(16, 14) +#define IOMMU_PORT_L16_CAM_AAHO_R1_A MTK_M4U_ID(16, 15) +#define IOMMU_PORT_L16_CAM_LSCI_R1_A MTK_M4U_ID(16, 16) + +/* LARB 17 -- RAW-B */ +#define IOMMU_PORT_L17_CAM_IMGO_R1_B MTK_M4U_ID(17, 0) +#define IOMMU_PORT_L17_CAM_RRZO_R1_B MTK_M4U_ID(17, 1) +#define IOMMU_PORT_L17_CAM_CQI_R1_B MTK_M4U_ID(17, 2) +#define IOMMU_PORT_L17_CAM_BPCI_R1_B MTK_M4U_ID(17, 3) +#define IOMMU_PORT_L17_CAM_YUVO_R1_B MTK_M4U_ID(17, 4) +#define IOMMU_PORT_L17_CAM_UFDI_R2_B MTK_M4U_ID(17, 5) +#define IOMMU_PORT_L17_CAM_RAWI_R2_B MTK_M4U_ID(17, 6) +#define IOMMU_PORT_L17_CAM_RAWI_R3_B MTK_M4U_ID(17, 7) +#define IOMMU_PORT_L17_CAM_AAO_R1_B MTK_M4U_ID(17, 8) +#define IOMMU_PORT_L17_CAM_AFO_R1_B MTK_M4U_ID(17, 9) +#define IOMMU_PORT_L17_CAM_FLKO_R1_B MTK_M4U_ID(17, 10) +#define IOMMU_PORT_L17_CAM_LCESO_R1_B MTK_M4U_ID(17, 11) +#define IOMMU_PORT_L17_CAM_CRZO_R1_B MTK_M4U_ID(17, 12) +#define IOMMU_PORT_L17_CAM_LTMSO_R1_B MTK_M4U_ID(17, 13) +#define IOMMU_PORT_L17_CAM_RSSO_R1_B MTK_M4U_ID(17, 14) +#define IOMMU_PORT_L17_CAM_AAHO_R1_B MTK_M4U_ID(17, 15) +#define IOMMU_PORT_L17_CAM_LSCI_R1_B MTK_M4U_ID(17, 16) + +/* LARB 19 -- IPE */ +#define IOMMU_PORT_L19_IPE_DVS_RDMA MTK_M4U_ID(19, 0) +#define IOMMU_PORT_L19_IPE_DVS_WDMA MTK_M4U_ID(19, 1) +#define IOMMU_PORT_L19_IPE_DVP_RDMA MTK_M4U_ID(19, 2) +#define IOMMU_PORT_L19_IPE_DVP_WDMA MTK_M4U_ID(19, 3) + +/* LARB 20 -- IPE */ +#define IOMMU_PORT_L20_IPE_FDVT_RDA MTK_M4U_ID(20, 0) +#define IOMMU_PORT_L20_IPE_FDVT_RDB MTK_M4U_ID(20, 1) +#define IOMMU_PORT_L20_IPE_FDVT_WRA MTK_M4U_ID(20, 2) +#define IOMMU_PORT_L20_IPE_FDVT_WRB MTK_M4U_ID(20, 3) +#define IOMMU_PORT_L20_IPE_RSC_RDMA0 MTK_M4U_ID(20, 4) +#define IOMMU_PORT_L20_IPE_RSC_WDMA MTK_M4U_ID(20, 5) + +#endif -- 2.18.0 ^ permalink raw reply related [flat|nested] 10+ messages in thread
* Re: [PATCH 1/2] dt-bindings: mediatek: mt8186: Add binding for MM iommu 2022-01-25 9:32 ` [PATCH 1/2] dt-bindings: mediatek: mt8186: Add binding for MM iommu Yong Wu @ 2022-01-25 13:19 ` Krzysztof Kozlowski 2022-02-09 3:15 ` Rob Herring 1 sibling, 0 replies; 10+ messages in thread From: Krzysztof Kozlowski @ 2022-01-25 13:19 UTC (permalink / raw) To: Yong Wu, Joerg Roedel, Rob Herring, Matthias Brugger, Will Deacon Cc: Robin Murphy, Tomasz Figa, linux-mediatek, srv_heupstream, devicetree, linux-kernel, linux-arm-kernel, iommu, Hsin-Yi Wang, youlin.pei, anan.sun, xueqi.zhang, yen-chang.chen, AngeloGioacchino Del Regno, mingyuan.ma, yf.wang, libo.kang, chengci.xu On 25/01/2022 10:32, Yong Wu wrote: > Add mt8186 iommu binding. "-mm" means the iommu is for Multimedia. > > Signed-off-by: Yong Wu <yong.wu@mediatek.com> > --- > .../bindings/iommu/mediatek,iommu.yaml | 4 + > .../dt-bindings/memory/mt8186-memory-port.h | 217 ++++++++++++++++++ > 2 files changed, 221 insertions(+) > create mode 100644 include/dt-bindings/memory/mt8186-memory-port.h > Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com> Best regards, Krzysztof ^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH 1/2] dt-bindings: mediatek: mt8186: Add binding for MM iommu 2022-01-25 9:32 ` [PATCH 1/2] dt-bindings: mediatek: mt8186: Add binding for MM iommu Yong Wu 2022-01-25 13:19 ` Krzysztof Kozlowski @ 2022-02-09 3:15 ` Rob Herring 1 sibling, 0 replies; 10+ messages in thread From: Rob Herring @ 2022-02-09 3:15 UTC (permalink / raw) To: Yong Wu Cc: Hsin-Yi Wang, devicetree, Will Deacon, libo.kang, Matthias Brugger, yen-chang.chen, linux-arm-kernel, srv_heupstream, Robin Murphy, Tomasz Figa, linux-mediatek, Rob Herring, Joerg Roedel, AngeloGioacchino Del Regno, linux-kernel, youlin.pei, yf.wang, mingyuan.ma, chengci.xu, xueqi.zhang, Krzysztof Kozlowski, anan.sun, iommu On Tue, 25 Jan 2022 17:32:43 +0800, Yong Wu wrote: > Add mt8186 iommu binding. "-mm" means the iommu is for Multimedia. > > Signed-off-by: Yong Wu <yong.wu@mediatek.com> > --- > .../bindings/iommu/mediatek,iommu.yaml | 4 + > .../dt-bindings/memory/mt8186-memory-port.h | 217 ++++++++++++++++++ > 2 files changed, 221 insertions(+) > create mode 100644 include/dt-bindings/memory/mt8186-memory-port.h > Reviewed-by: Rob Herring <robh@kernel.org> ^ permalink raw reply [flat|nested] 10+ messages in thread
* [PATCH 2/2] iommu/mediatek: Add mt8186 iommu support 2022-01-25 9:32 [PATCH 0/2] MT8186 IOMMU SUPPORT Yong Wu 2022-01-25 9:32 ` [PATCH 1/2] dt-bindings: mediatek: mt8186: Add binding for MM iommu Yong Wu @ 2022-01-25 9:32 ` Yong Wu 2022-01-27 11:28 ` AngeloGioacchino Del Regno 1 sibling, 1 reply; 10+ messages in thread From: Yong Wu @ 2022-01-25 9:32 UTC (permalink / raw) To: Joerg Roedel, Rob Herring, Matthias Brugger, Will Deacon Cc: Robin Murphy, Krzysztof Kozlowski, Tomasz Figa, linux-mediatek, srv_heupstream, devicetree, linux-kernel, linux-arm-kernel, iommu, Hsin-Yi Wang, yong.wu, youlin.pei, anan.sun, xueqi.zhang, yen-chang.chen, AngeloGioacchino Del Regno, mingyuan.ma, yf.wang, libo.kang, chengci.xu Add mt8186 iommu supports. Signed-off-by: Anan Sun <anan.sun@mediatek.com> Signed-off-by: Yong Wu <yong.wu@mediatek.com> --- drivers/iommu/mtk_iommu.c | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) diff --git a/drivers/iommu/mtk_iommu.c b/drivers/iommu/mtk_iommu.c index be36e73e4bcc..a3124f48f9e1 100644 --- a/drivers/iommu/mtk_iommu.c +++ b/drivers/iommu/mtk_iommu.c @@ -160,6 +160,7 @@ enum mtk_iommu_plat { M4U_MT8167, M4U_MT8173, M4U_MT8183, + M4U_MT8186, M4U_MT8192, M4U_MT8195, }; @@ -1401,6 +1402,21 @@ static const struct mtk_iommu_plat_data mt8183_data = { .larbid_remap = {{0}, {4}, {5}, {6}, {7}, {2}, {3}, {1}}, }; +static const struct mtk_iommu_plat_data mt8186_data_mm = { + .m4u_plat = M4U_MT8186, + .flags = HAS_BCLK | HAS_SUB_COMM_2BITS | OUT_ORDER_WR_EN | + WR_THROT_EN | IOVA_34_EN | NOT_STD_AXI_MODE | + MTK_IOMMU_TYPE_MM, + .larbid_remap = {{0}, {1, MTK_INVALID_LARBID, 8}, {4}, {7}, {2}, {9, 11, 19, 20}, + {MTK_INVALID_LARBID, 14, 16}, + {MTK_INVALID_LARBID, 13, MTK_INVALID_LARBID, 17}}, + .inv_sel_reg = REG_MMU_INV_SEL_GEN2, + .banks_num = 1, + .banks_enable = {true}, + .iova_region = mt8192_multi_dom, + .iova_region_nr = ARRAY_SIZE(mt8192_multi_dom), +}; + static const struct mtk_iommu_plat_data mt8192_data = { .m4u_plat = M4U_MT8192, .flags = HAS_BCLK | HAS_SUB_COMM_2BITS | OUT_ORDER_WR_EN | @@ -1470,6 +1486,7 @@ static const struct of_device_id mtk_iommu_of_ids[] = { { .compatible = "mediatek,mt8167-m4u", .data = &mt8167_data}, { .compatible = "mediatek,mt8173-m4u", .data = &mt8173_data}, { .compatible = "mediatek,mt8183-m4u", .data = &mt8183_data}, + { .compatible = "mediatek,mt8186-iommu-mm", .data = &mt8186_data_mm}, { .compatible = "mediatek,mt8192-m4u", .data = &mt8192_data}, { .compatible = "mediatek,mt8195-iommu-infra", .data = &mt8195_data_infra}, { .compatible = "mediatek,mt8195-iommu-vdo", .data = &mt8195_data_vdo}, -- 2.18.0 ^ permalink raw reply related [flat|nested] 10+ messages in thread
* Re: [PATCH 2/2] iommu/mediatek: Add mt8186 iommu support 2022-01-25 9:32 ` [PATCH 2/2] iommu/mediatek: Add mt8186 iommu support Yong Wu @ 2022-01-27 11:28 ` AngeloGioacchino Del Regno 2022-01-28 9:39 ` Yong Wu 0 siblings, 1 reply; 10+ messages in thread From: AngeloGioacchino Del Regno @ 2022-01-27 11:28 UTC (permalink / raw) To: Yong Wu, Joerg Roedel, Rob Herring, Matthias Brugger, Will Deacon Cc: Robin Murphy, Krzysztof Kozlowski, Tomasz Figa, linux-mediatek, srv_heupstream, devicetree, linux-kernel, linux-arm-kernel, iommu, Hsin-Yi Wang, youlin.pei, anan.sun, xueqi.zhang, yen-chang.chen, mingyuan.ma, yf.wang, libo.kang, chengci.xu Il 25/01/22 10:32, Yong Wu ha scritto: > Add mt8186 iommu supports. > > Signed-off-by: Anan Sun <anan.sun@mediatek.com> > Signed-off-by: Yong Wu <yong.wu@mediatek.com> > --- > drivers/iommu/mtk_iommu.c | 17 +++++++++++++++++ > 1 file changed, 17 insertions(+) > > diff --git a/drivers/iommu/mtk_iommu.c b/drivers/iommu/mtk_iommu.c > index be36e73e4bcc..a3124f48f9e1 100644 > --- a/drivers/iommu/mtk_iommu.c > +++ b/drivers/iommu/mtk_iommu.c > @@ -160,6 +160,7 @@ enum mtk_iommu_plat { > M4U_MT8167, > M4U_MT8173, > M4U_MT8183, > + M4U_MT8186, > M4U_MT8192, > M4U_MT8195, > }; > @@ -1401,6 +1402,21 @@ static const struct mtk_iommu_plat_data mt8183_data = { > .larbid_remap = {{0}, {4}, {5}, {6}, {7}, {2}, {3}, {1}}, > }; > > +static const struct mtk_iommu_plat_data mt8186_data_mm = { > + .m4u_plat = M4U_MT8186, > + .flags = HAS_BCLK | HAS_SUB_COMM_2BITS | OUT_ORDER_WR_EN | > + WR_THROT_EN | IOVA_34_EN | NOT_STD_AXI_MODE | > + MTK_IOMMU_TYPE_MM, > + .larbid_remap = {{0}, {1, MTK_INVALID_LARBID, 8}, {4}, {7}, {2}, {9, 11, 19, 20}, > + {MTK_INVALID_LARBID, 14, 16}, > + {MTK_INVALID_LARBID, 13, MTK_INVALID_LARBID, 17}}, > + .inv_sel_reg = REG_MMU_INV_SEL_GEN2, > + .banks_num = 1, > + .banks_enable = {true}, > + .iova_region = mt8192_multi_dom, > + .iova_region_nr = ARRAY_SIZE(mt8192_multi_dom), > +}; > + > static const struct mtk_iommu_plat_data mt8192_data = { > .m4u_plat = M4U_MT8192, > .flags = HAS_BCLK | HAS_SUB_COMM_2BITS | OUT_ORDER_WR_EN | > @@ -1470,6 +1486,7 @@ static const struct of_device_id mtk_iommu_of_ids[] = { > { .compatible = "mediatek,mt8167-m4u", .data = &mt8167_data}, > { .compatible = "mediatek,mt8173-m4u", .data = &mt8173_data}, > { .compatible = "mediatek,mt8183-m4u", .data = &mt8183_data}, > + { .compatible = "mediatek,mt8186-iommu-mm", .data = &mt8186_data_mm}, Hello! Is there any particular reason why this compatible is not "mediatek,mt8186-m4u"? Thanks, Angelo > { .compatible = "mediatek,mt8192-m4u", .data = &mt8192_data}, > { .compatible = "mediatek,mt8195-iommu-infra", .data = &mt8195_data_infra}, > { .compatible = "mediatek,mt8195-iommu-vdo", .data = &mt8195_data_vdo}, > ^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH 2/2] iommu/mediatek: Add mt8186 iommu support 2022-01-27 11:28 ` AngeloGioacchino Del Regno @ 2022-01-28 9:39 ` Yong Wu 2022-01-31 9:25 ` AngeloGioacchino Del Regno 0 siblings, 1 reply; 10+ messages in thread From: Yong Wu @ 2022-01-28 9:39 UTC (permalink / raw) To: AngeloGioacchino Del Regno Cc: Robin Murphy, Krzysztof Kozlowski, Tomasz Figa, linux-mediatek, srv_heupstream, devicetree, linux-kernel, linux-arm-kernel, iommu, Hsin-Yi Wang, youlin.pei, anan.sun, xueqi.zhang, yen-chang.chen, mingyuan.ma, yf.wang, libo.kang, chengci.xu, Joerg Roedel, Rob Herring, Matthias Brugger, Will Deacon On Thu, 2022-01-27 at 12:28 +0100, AngeloGioacchino Del Regno wrote: > Il 25/01/22 10:32, Yong Wu ha scritto: > > Add mt8186 iommu supports. > > > > Signed-off-by: Anan Sun <anan.sun@mediatek.com> > > Signed-off-by: Yong Wu <yong.wu@mediatek.com> > > --- > > drivers/iommu/mtk_iommu.c | 17 +++++++++++++++++ > > 1 file changed, 17 insertions(+) [snip] > > static const struct mtk_iommu_plat_data mt8192_data = { > > .m4u_plat = M4U_MT8192, > > .flags = HAS_BCLK | HAS_SUB_COMM_2BITS | > > OUT_ORDER_WR_EN | > > @@ -1470,6 +1486,7 @@ static const struct of_device_id > > mtk_iommu_of_ids[] = { > > { .compatible = "mediatek,mt8167-m4u", .data = &mt8167_data}, > > { .compatible = "mediatek,mt8173-m4u", .data = &mt8173_data}, > > { .compatible = "mediatek,mt8183-m4u", .data = &mt8183_data}, > > + { .compatible = "mediatek,mt8186-iommu-mm", .data = > > &mt8186_data_mm}, > > Hello! > > Is there any particular reason why this compatible is not > "mediatek,mt8186-m4u"? There is no special reason. In the previous SoC, We only support MM IOMMU, it was called by "m4u". In the lastest SoC, We have the other types IOMMU, like for INFRA masters and APU, thus they are called "mm iommu", "infra iommu" and "apu iommu". Of course, "m4u" means "mm iommu". > > Thanks, > Angelo > > > { .compatible = "mediatek,mt8192-m4u", .data = &mt8192_data}, > > { .compatible = "mediatek,mt8195-iommu-infra", .data = > > &mt8195_data_infra}, > > { .compatible = "mediatek,mt8195-iommu-vdo", .data = > > &mt8195_data_vdo}, > > _______________________________________________ > Linux-mediatek mailing list > Linux-mediatek@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-mediatek ^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH 2/2] iommu/mediatek: Add mt8186 iommu support 2022-01-28 9:39 ` Yong Wu @ 2022-01-31 9:25 ` AngeloGioacchino Del Regno 2022-02-18 3:32 ` Yong Wu 0 siblings, 1 reply; 10+ messages in thread From: AngeloGioacchino Del Regno @ 2022-01-31 9:25 UTC (permalink / raw) To: Yong Wu Cc: Robin Murphy, Krzysztof Kozlowski, Tomasz Figa, linux-mediatek, srv_heupstream, devicetree, linux-kernel, linux-arm-kernel, iommu, Hsin-Yi Wang, youlin.pei, anan.sun, xueqi.zhang, yen-chang.chen, mingyuan.ma, yf.wang, libo.kang, chengci.xu, Joerg Roedel, Rob Herring, Matthias Brugger, Will Deacon Il 28/01/22 10:39, Yong Wu ha scritto: > On Thu, 2022-01-27 at 12:28 +0100, AngeloGioacchino Del Regno wrote: >> Il 25/01/22 10:32, Yong Wu ha scritto: >>> Add mt8186 iommu supports. >>> >>> Signed-off-by: Anan Sun <anan.sun@mediatek.com> >>> Signed-off-by: Yong Wu <yong.wu@mediatek.com> >>> --- >>> drivers/iommu/mtk_iommu.c | 17 +++++++++++++++++ >>> 1 file changed, 17 insertions(+) > > [snip] > >>> static const struct mtk_iommu_plat_data mt8192_data = { >>> .m4u_plat = M4U_MT8192, >>> .flags = HAS_BCLK | HAS_SUB_COMM_2BITS | >>> OUT_ORDER_WR_EN | >>> @@ -1470,6 +1486,7 @@ static const struct of_device_id >>> mtk_iommu_of_ids[] = { >>> { .compatible = "mediatek,mt8167-m4u", .data = &mt8167_data}, >>> { .compatible = "mediatek,mt8173-m4u", .data = &mt8173_data}, >>> { .compatible = "mediatek,mt8183-m4u", .data = &mt8183_data}, >>> + { .compatible = "mediatek,mt8186-iommu-mm", .data = >>> &mt8186_data_mm}, >> >> Hello! >> >> Is there any particular reason why this compatible is not >> "mediatek,mt8186-m4u"? > > There is no special reason. In the previous SoC, We only support MM > IOMMU, it was called by "m4u". In the lastest SoC, We have the other > types IOMMU, like for INFRA masters and APU, thus they are called "mm > iommu", "infra iommu" and "apu iommu". Of course, "m4u" means "mm > iommu". > I suggest, at this point, to change it to "mediatek,mt8186-m4u" for naming consistency with the other bindings and to avoid any kind of confusion. Thank you! >> >> Thanks, >> Angelo >> >>> { .compatible = "mediatek,mt8192-m4u", .data = &mt8192_data}, >>> { .compatible = "mediatek,mt8195-iommu-infra", .data = >>> &mt8195_data_infra}, >>> { .compatible = "mediatek,mt8195-iommu-vdo", .data = >>> &mt8195_data_vdo}, >> >> _______________________________________________ >> Linux-mediatek mailing list >> Linux-mediatek@lists.infradead.org >> http://lists.infradead.org/mailman/listinfo/linux-mediatek > ^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH 2/2] iommu/mediatek: Add mt8186 iommu support 2022-01-31 9:25 ` AngeloGioacchino Del Regno @ 2022-02-18 3:32 ` Yong Wu 2022-02-18 8:41 ` AngeloGioacchino Del Regno 0 siblings, 1 reply; 10+ messages in thread From: Yong Wu @ 2022-02-18 3:32 UTC (permalink / raw) To: AngeloGioacchino Del Regno Cc: Robin Murphy, Krzysztof Kozlowski, Tomasz Figa, linux-mediatek, srv_heupstream, devicetree, linux-kernel, linux-arm-kernel, iommu, Hsin-Yi Wang, youlin.pei, anan.sun, xueqi.zhang, yen-chang.chen, mingyuan.ma, yf.wang, libo.kang, chengci.xu, Joerg Roedel, Rob Herring, Matthias Brugger, Will Deacon On Mon, 2022-01-31 at 10:25 +0100, AngeloGioacchino Del Regno wrote: > Il 28/01/22 10:39, Yong Wu ha scritto: > > On Thu, 2022-01-27 at 12:28 +0100, AngeloGioacchino Del Regno > > wrote: > > > Il 25/01/22 10:32, Yong Wu ha scritto: > > > > Add mt8186 iommu supports. > > > > > > > > Signed-off-by: Anan Sun <anan.sun@mediatek.com> > > > > Signed-off-by: Yong Wu <yong.wu@mediatek.com> > > > > --- > > > > drivers/iommu/mtk_iommu.c | 17 +++++++++++++++++ > > > > 1 file changed, 17 insertions(+) > > > > [snip] > > > > > > static const struct mtk_iommu_plat_data mt8192_data = { > > > > .m4u_plat = M4U_MT8192, > > > > .flags = HAS_BCLK | HAS_SUB_COMM_2BITS | > > > > OUT_ORDER_WR_EN | > > > > @@ -1470,6 +1486,7 @@ static const struct of_device_id > > > > mtk_iommu_of_ids[] = { > > > > { .compatible = "mediatek,mt8167-m4u", .data = > > > > &mt8167_data}, > > > > { .compatible = "mediatek,mt8173-m4u", .data = > > > > &mt8173_data}, > > > > { .compatible = "mediatek,mt8183-m4u", .data = > > > > &mt8183_data}, > > > > + { .compatible = "mediatek,mt8186-iommu-mm", .data = > > > > &mt8186_data_mm}, > > > > > > Hello! > > > > > > Is there any particular reason why this compatible is not > > > "mediatek,mt8186-m4u"? > > > > There is no special reason. In the previous SoC, We only support MM > > IOMMU, it was called by "m4u". In the lastest SoC, We have the > > other > > types IOMMU, like for INFRA masters and APU, thus they are called > > "mm > > iommu", "infra iommu" and "apu iommu". Of course, "m4u" means "mm > > iommu". > > > > I suggest, at this point, to change it to "mediatek,mt8186-m4u" for > naming > consistency with the other bindings and to avoid any kind of > confusion. Understand. But we don't call it "m4u" anymore. I'd not like to use a outdated name. For readable, I could add a comment like this: { .compatible = "mediatek,mt8186-iommu-mm", xx}, /* iommu-mm: m4u */ Is this ok for you? Thanks. > Thank you! > > > > > > > Thanks, > > > Angelo > > > > > > > { .compatible = "mediatek,mt8192-m4u", .data = > > > > &mt8192_data}, > > > > { .compatible = "mediatek,mt8195-iommu-infra", .data = > > > > &mt8195_data_infra}, > > > > { .compatible = "mediatek,mt8195-iommu-vdo", .data = > > > > &mt8195_data_vdo}, > > > > > > _______________________________________________ > > > Linux-mediatek mailing list > > > Linux-mediatek@lists.infradead.org > > > http://lists.infradead.org/mailman/listinfo/linux-mediatek > > ^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH 2/2] iommu/mediatek: Add mt8186 iommu support 2022-02-18 3:32 ` Yong Wu @ 2022-02-18 8:41 ` AngeloGioacchino Del Regno 0 siblings, 0 replies; 10+ messages in thread From: AngeloGioacchino Del Regno @ 2022-02-18 8:41 UTC (permalink / raw) To: Yong Wu Cc: Robin Murphy, Krzysztof Kozlowski, Tomasz Figa, linux-mediatek, srv_heupstream, devicetree, linux-kernel, linux-arm-kernel, iommu, Hsin-Yi Wang, youlin.pei, anan.sun, xueqi.zhang, yen-chang.chen, mingyuan.ma, yf.wang, libo.kang, chengci.xu, Joerg Roedel, Rob Herring, Matthias Brugger, Will Deacon Il 18/02/22 04:32, Yong Wu ha scritto: > On Mon, 2022-01-31 at 10:25 +0100, AngeloGioacchino Del Regno wrote: >> Il 28/01/22 10:39, Yong Wu ha scritto: >>> On Thu, 2022-01-27 at 12:28 +0100, AngeloGioacchino Del Regno >>> wrote: >>>> Il 25/01/22 10:32, Yong Wu ha scritto: >>>>> Add mt8186 iommu supports. >>>>> >>>>> Signed-off-by: Anan Sun <anan.sun@mediatek.com> >>>>> Signed-off-by: Yong Wu <yong.wu@mediatek.com> >>>>> --- >>>>> drivers/iommu/mtk_iommu.c | 17 +++++++++++++++++ >>>>> 1 file changed, 17 insertions(+) >>> >>> [snip] >>> >>>>> static const struct mtk_iommu_plat_data mt8192_data = { >>>>> .m4u_plat = M4U_MT8192, >>>>> .flags = HAS_BCLK | HAS_SUB_COMM_2BITS | >>>>> OUT_ORDER_WR_EN | >>>>> @@ -1470,6 +1486,7 @@ static const struct of_device_id >>>>> mtk_iommu_of_ids[] = { >>>>> { .compatible = "mediatek,mt8167-m4u", .data = >>>>> &mt8167_data}, >>>>> { .compatible = "mediatek,mt8173-m4u", .data = >>>>> &mt8173_data}, >>>>> { .compatible = "mediatek,mt8183-m4u", .data = >>>>> &mt8183_data}, >>>>> + { .compatible = "mediatek,mt8186-iommu-mm", .data = >>>>> &mt8186_data_mm}, >>>> >>>> Hello! >>>> >>>> Is there any particular reason why this compatible is not >>>> "mediatek,mt8186-m4u"? >>> >>> There is no special reason. In the previous SoC, We only support MM >>> IOMMU, it was called by "m4u". In the lastest SoC, We have the >>> other >>> types IOMMU, like for INFRA masters and APU, thus they are called >>> "mm >>> iommu", "infra iommu" and "apu iommu". Of course, "m4u" means "mm >>> iommu". >>> >> >> I suggest, at this point, to change it to "mediatek,mt8186-m4u" for >> naming >> consistency with the other bindings and to avoid any kind of >> confusion. > > Understand. But we don't call it "m4u" anymore. I'd not like to use a > outdated name. For readable, I could add a comment like this: > > { .compatible = "mediatek,mt8186-iommu-mm", xx}, /* iommu-mm: m4u */ > > Is this ok for you? > Thanks. > Ok, go on with that. Cheers, Angelo >> Thank you! >> >>>> >>>> Thanks, >>>> Angelo >>>> >>>>> { .compatible = "mediatek,mt8192-m4u", .data = >>>>> &mt8192_data}, >>>>> { .compatible = "mediatek,mt8195-iommu-infra", .data = >>>>> &mt8195_data_infra}, >>>>> { .compatible = "mediatek,mt8195-iommu-vdo", .data = >>>>> &mt8195_data_vdo}, >>>> >>>> _______________________________________________ >>>> Linux-mediatek mailing list >>>> Linux-mediatek@lists.infradead.org >>>> http://lists.infradead.org/mailman/listinfo/linux-mediatek >> >> > ^ permalink raw reply [flat|nested] 10+ messages in thread
end of thread, other threads:[~2022-02-18 8:41 UTC | newest] Thread overview: 10+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2022-01-25 9:32 [PATCH 0/2] MT8186 IOMMU SUPPORT Yong Wu 2022-01-25 9:32 ` [PATCH 1/2] dt-bindings: mediatek: mt8186: Add binding for MM iommu Yong Wu 2022-01-25 13:19 ` Krzysztof Kozlowski 2022-02-09 3:15 ` Rob Herring 2022-01-25 9:32 ` [PATCH 2/2] iommu/mediatek: Add mt8186 iommu support Yong Wu 2022-01-27 11:28 ` AngeloGioacchino Del Regno 2022-01-28 9:39 ` Yong Wu 2022-01-31 9:25 ` AngeloGioacchino Del Regno 2022-02-18 3:32 ` Yong Wu 2022-02-18 8:41 ` AngeloGioacchino Del Regno
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).