* [PATCH V2] soc/tegra: Add defines for Tegra186+ chip IDs
@ 2020-06-26 11:45 Sandipan Patra
2020-06-26 12:21 ` Jon Hunter
0 siblings, 1 reply; 2+ messages in thread
From: Sandipan Patra @ 2020-06-26 11:45 UTC (permalink / raw)
To: treding, jonathanh
Cc: bbasu, kyarlagadda, snikam, linux-tegra, linux-kernel, Sandipan Patra
Add the chip IDs for NVIDIA Tegra186, Tegra194 and Tegra234
SoC families.
Signed-off-by: Sandipan Patra <spatra@nvidia.com>
---
V2:
- Precise commit message
include/soc/tegra/fuse.h | 5 ++++-
1 file changed, 4 insertions(+), 1 deletion(-)
diff --git a/include/soc/tegra/fuse.h b/include/soc/tegra/fuse.h
index 252ea20..4a5236b 100644
--- a/include/soc/tegra/fuse.h
+++ b/include/soc/tegra/fuse.h
@@ -1,6 +1,6 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/*
- * Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
+ * Copyright (c) 2012-2020, NVIDIA CORPORATION. All rights reserved.
*/
#ifndef __SOC_TEGRA_FUSE_H__
@@ -12,6 +12,9 @@
#define TEGRA124 0x40
#define TEGRA132 0x13
#define TEGRA210 0x21
+#define TEGRA186 0x18
+#define TEGRA194 0x19
+#define TEGRA234 0x23
#define TEGRA_FUSE_SKU_CALIB_0 0xf0
#define TEGRA30_FUSE_SATA_CALIB 0x124
--
2.7.4
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH V2] soc/tegra: Add defines for Tegra186+ chip IDs
2020-06-26 11:45 [PATCH V2] soc/tegra: Add defines for Tegra186+ chip IDs Sandipan Patra
@ 2020-06-26 12:21 ` Jon Hunter
0 siblings, 0 replies; 2+ messages in thread
From: Jon Hunter @ 2020-06-26 12:21 UTC (permalink / raw)
To: Sandipan Patra, treding
Cc: bbasu, kyarlagadda, snikam, linux-tegra, linux-kernel
On 26/06/2020 12:45, Sandipan Patra wrote:
> Add the chip IDs for NVIDIA Tegra186, Tegra194 and Tegra234
> SoC families.
>
> Signed-off-by: Sandipan Patra <spatra@nvidia.com>
> ---
> V2:
> - Precise commit message
>
> include/soc/tegra/fuse.h | 5 ++++-
> 1 file changed, 4 insertions(+), 1 deletion(-)
>
> diff --git a/include/soc/tegra/fuse.h b/include/soc/tegra/fuse.h
> index 252ea20..4a5236b 100644
> --- a/include/soc/tegra/fuse.h
> +++ b/include/soc/tegra/fuse.h
> @@ -1,6 +1,6 @@
> /* SPDX-License-Identifier: GPL-2.0-only */
> /*
> - * Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
> + * Copyright (c) 2012-2020, NVIDIA CORPORATION. All rights reserved.
> */
>
> #ifndef __SOC_TEGRA_FUSE_H__
> @@ -12,6 +12,9 @@
> #define TEGRA124 0x40
> #define TEGRA132 0x13
> #define TEGRA210 0x21
> +#define TEGRA186 0x18
> +#define TEGRA194 0x19
> +#define TEGRA234 0x23
>
> #define TEGRA_FUSE_SKU_CALIB_0 0xf0
> #define TEGRA30_FUSE_SATA_CALIB 0x124
Thanks. Looks good to me.
Reviewed-by: Jon Hunter <jonathanh@nvidia.com>
Jon
--
nvpublic
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2020-06-26 12:21 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-06-26 11:45 [PATCH V2] soc/tegra: Add defines for Tegra186+ chip IDs Sandipan Patra
2020-06-26 12:21 ` Jon Hunter
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).