From: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>
To: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Cc: agross@kernel.org, bjorn.andersson@linaro.org,
robh+dt@kernel.org, linux-arm-msm@vger.kernel.org,
linux-kernel@vger.kernel.org, dmitry.baryshkov@linaro.org
Subject: Re: [PATCH v2 2/4] arm64: dts: qcom: sm8250: Add support for LLCC block
Date: Tue, 01 Dec 2020 10:08:43 +0530 [thread overview]
Message-ID: <ffd62c419433562f1f61ddf0c4e145b3@codeaurora.org> (raw)
In-Reply-To: <20201130093924.45057-3-manivannan.sadhasivam@linaro.org>
On 2020-11-30 15:09, Manivannan Sadhasivam wrote:
> Add support for Last Level Cache Controller (LLCC) in SM8250 SoC.
> This LLCC is used to provide common cache memory pool for the cores in
> the SM8250 SoC thereby minimizing the percore caches.
>
> Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
> ---
> arch/arm64/boot/dts/qcom/sm8250.dtsi | 6 ++++++
> 1 file changed, 6 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi
> b/arch/arm64/boot/dts/qcom/sm8250.dtsi
> index 65acd1f381eb..118b6bb29ebc 100644
> --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi
> +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi
> @@ -1758,6 +1758,12 @@ usb_1_dwc3: dwc3@a600000 {
> };
> };
>
> + system-cache-controller@9200000 {
> + compatible = "qcom,sm8250-llcc";
> + reg = <0 0x09200000 0 0x1d0000>, <0 0x09600000 0 0x50000>;
> + reg-names = "llcc_base", "llcc_broadcast_base";
> + };
> +
> usb_2: usb@a8f8800 {
> compatible = "qcom,sm8250-dwc3", "qcom,dwc3";
> reg = <0 0x0a8f8800 0 0x400>;
Reviewed-by: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>
--
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a
member
of Code Aurora Forum, hosted by The Linux Foundation
next prev parent reply other threads:[~2020-12-01 4:45 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-30 9:39 [PATCH v2 0/4] Add LLCC support for SM8250 SoC Manivannan Sadhasivam
2020-11-30 9:39 ` [PATCH v2 1/4] dt-bindings: msm: Add LLCC for SM8250 Manivannan Sadhasivam
2020-11-30 9:39 ` [PATCH v2 2/4] arm64: dts: qcom: sm8250: Add support for LLCC block Manivannan Sadhasivam
2020-12-01 4:38 ` Sai Prakash Ranjan [this message]
2020-11-30 9:39 ` [PATCH v2 3/4] soc: qcom: llcc-qcom: Extract major hardware version Manivannan Sadhasivam
2020-11-30 9:39 ` [PATCH v2 4/4] soc: qcom: llcc-qcom: Add support for SM8250 SoC Manivannan Sadhasivam
2020-12-01 6:24 ` Sai Prakash Ranjan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ffd62c419433562f1f61ddf0c4e145b3@codeaurora.org \
--to=saiprakash.ranjan@codeaurora.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).