* [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization
@ 2018-10-22 17:55 sunil.kovvuri
2018-10-22 17:55 ` [PATCH v2 01/17] octeontx2-af: NIX Tx scheduler queues alloc/free sunil.kovvuri
` (17 more replies)
0 siblings, 18 replies; 32+ messages in thread
From: sunil.kovvuri @ 2018-10-22 17:55 UTC (permalink / raw)
To: netdev, davem; +Cc: arnd, linux-soc, Sunil Goutham
From: Sunil Goutham <sgoutham@marvell.com>
This patchset is a continuation to earlier submitted two patch
series to add a new driver for Marvell's OcteonTX2 SOC's
Resource virtualization unit (RVU) admin function driver.
1. octeontx2-af: Add RVU Admin Function driver
https://www.spinics.net/lists/netdev/msg528272.html
2. octeontx2-af: NPA and NIX blocks initialization
https://www.spinics.net/lists/netdev/msg529163.html
This patch series adds more NIX block configuration logic
and additionally adds NPC block parser profile configuration.
In brief below is what this series adds.
NIX block:
- Support for PF/VF to allocate/free transmit scheduler queues,
maintenance and their configuration.
- Adds support for packet replication lists, only broadcast
packets is covered for now.
- Defines few RSS flow algorithms for HW to distribute packets.
This is not the hash algorithsm (i.e toeplitz or crc32), here SW
defines what fields in packet should HW take and calculate the hash.
- Support for PF/VF to configure VTAG strip and capture capabilities.
- Reset NIXLF statastics.
NPC block:
This block has multiple parser engines which support packet parsing
at multiple layers and generates a parse result which is further used
to generate a key. Based on packet field offsets in the key, SW can
install packet forwarding rules.
This patch series adds
- Initial parser profile to be programmed into parser engines.
- Default forwarding rules to forward packets to different logical
interfaces having a NIXLF attached.
- Support for promiscuous and multicast modes.
Changes from v1:
1 Fixed kernel build failure when compiled with BIG_ENDIAN enabled.
- Reported by Kbuild test robot
2 Fixed a warning observed when kernel is built with -Wunused-but-set-variable
Geetha sowjanya (1):
octeontx2-af: Config pkind for CGX mapped PFs
Hao Zheng (1):
octeontx2-af: Add NPC KPU profile
Stanislaw Kardach (1):
octeontx2-af: Add LMAC channel info to NIXLF_ALLOC response
Sunil Goutham (12):
octeontx2-af: NIX Tx scheduler queues alloc/free
octeontx2-af: NIX Tx scheduler queue config support
octeontx2-af: Config NPC KPU engines with parser profile
octeontx2-af: Broadcast packet replication support
octeontx2-af: Update bcast list upon NIXLF alloc/free
octeontx2-af: Enable packet length and csum validation
octeontx2-af: NPC MCAM and LDATA extract minimal configuration
octeontx2-af: Install ucast and bcast pkt forwarding rules
octeontx2-af: NIX Rx flowkey configuration for RSS
octeontx2-af: Support for changing RSS algorithm
octeontx2-af: Support for setting MAC address
octeontx2-af: Support for NIXLF's UCAST/PROMISC/ALLMULTI modes
Vamsi Attunuru (2):
octeontx2-af: Reset NIXLF's Rx/Tx stats
octeontx2-af: Support for VTAG strip and capture
drivers/net/ethernet/marvell/octeontx2/af/Makefile | 3 +-
drivers/net/ethernet/marvell/octeontx2/af/cgx.c | 12 +
drivers/net/ethernet/marvell/octeontx2/af/cgx.h | 1 +
drivers/net/ethernet/marvell/octeontx2/af/common.h | 50 +
drivers/net/ethernet/marvell/octeontx2/af/mbox.h | 110 +-
drivers/net/ethernet/marvell/octeontx2/af/npc.h | 262 +
.../ethernet/marvell/octeontx2/af/npc_profile.h | 5709 ++++++++++++++++++++
drivers/net/ethernet/marvell/octeontx2/af/rvu.c | 12 +-
drivers/net/ethernet/marvell/octeontx2/af/rvu.h | 97 +-
.../net/ethernet/marvell/octeontx2/af/rvu_cgx.c | 7 +-
.../net/ethernet/marvell/octeontx2/af/rvu_nix.c | 1067 ++++
.../net/ethernet/marvell/octeontx2/af/rvu_npc.c | 816 +++
.../net/ethernet/marvell/octeontx2/af/rvu_reg.c | 71 +
.../net/ethernet/marvell/octeontx2/af/rvu_reg.h | 61 +
.../net/ethernet/marvell/octeontx2/af/rvu_struct.h | 35 +
15 files changed, 8306 insertions(+), 7 deletions(-)
create mode 100644 drivers/net/ethernet/marvell/octeontx2/af/npc.h
create mode 100644 drivers/net/ethernet/marvell/octeontx2/af/npc_profile.h
create mode 100644 drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c
create mode 100644 drivers/net/ethernet/marvell/octeontx2/af/rvu_reg.c
--
2.7.4
^ permalink raw reply [flat|nested] 32+ messages in thread* [PATCH v2 01/17] octeontx2-af: NIX Tx scheduler queues alloc/free 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri @ 2018-10-22 17:55 ` sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 02/17] octeontx2-af: NIX Tx scheduler queue config support sunil.kovvuri ` (16 subsequent siblings) 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:55 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Sunil Goutham, Nithin Dabilpuram From: Sunil Goutham <sgoutham@marvell.com> Added support for a PF/VF to allocate or free NIX transmit scheduler queues via mbox. For setting up pkt transmission priorities between queues, the scheduler queues have to be contiguous w.r.t their HW indices. So both contiguous and non-contiguous allocations are supported. Upon receiving NIX_TXSCH_FREE mbox msg all scheduler queues allocated to sending PFFUNC (PF/VF) will be freed. Selective free is not supported. Signed-off-by: Sunil Goutham <sgoutham@marvell.com> Signed-off-by: Nithin Dabilpuram <ndabilpuram@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/mbox.h | 36 +++- drivers/net/ethernet/marvell/octeontx2/af/rvu.c | 4 +- drivers/net/ethernet/marvell/octeontx2/af/rvu.h | 9 +- .../net/ethernet/marvell/octeontx2/af/rvu_nix.c | 220 +++++++++++++++++++++ 4 files changed, 265 insertions(+), 4 deletions(-) diff --git a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h index c339024..282e556 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h @@ -15,6 +15,7 @@ #include <linux/sizes.h> #include "rvu_struct.h" +#include "common.h" #define MBOX_SIZE SZ_64K @@ -151,7 +152,9 @@ M(NPA_HWCTX_DISABLE, 0x403, hwctx_disable_req, msg_rsp) \ M(NIX_LF_ALLOC, 0x8000, nix_lf_alloc_req, nix_lf_alloc_rsp) \ M(NIX_LF_FREE, 0x8001, msg_req, msg_rsp) \ M(NIX_AQ_ENQ, 0x8002, nix_aq_enq_req, nix_aq_enq_rsp) \ -M(NIX_HWCTX_DISABLE, 0x8003, hwctx_disable_req, msg_rsp) +M(NIX_HWCTX_DISABLE, 0x8003, hwctx_disable_req, msg_rsp) \ +M(NIX_TXSCH_ALLOC, 0x8004, nix_txsch_alloc_req, nix_txsch_alloc_rsp) \ +M(NIX_TXSCH_FREE, 0x8005, nix_txsch_free_req, msg_rsp) /* Messages initiated by AF (range 0xC00 - 0xDFF) */ #define MBOX_UP_CGX_MESSAGES \ @@ -414,4 +417,35 @@ struct nix_aq_enq_rsp { }; }; +/* Tx scheduler/shaper mailbox messages */ + +#define MAX_TXSCHQ_PER_FUNC 128 + +struct nix_txsch_alloc_req { + struct mbox_msghdr hdr; + /* Scheduler queue count request at each level */ + u16 schq_contig[NIX_TXSCH_LVL_CNT]; /* No of contiguous queues */ + u16 schq[NIX_TXSCH_LVL_CNT]; /* No of non-contiguous queues */ +}; + +struct nix_txsch_alloc_rsp { + struct mbox_msghdr hdr; + /* Scheduler queue count allocated at each level */ + u16 schq_contig[NIX_TXSCH_LVL_CNT]; + u16 schq[NIX_TXSCH_LVL_CNT]; + /* Scheduler queue list allocated at each level */ + u16 schq_contig_list[NIX_TXSCH_LVL_CNT][MAX_TXSCHQ_PER_FUNC]; + u16 schq_list[NIX_TXSCH_LVL_CNT][MAX_TXSCHQ_PER_FUNC]; +}; + +struct nix_txsch_free_req { + struct mbox_msghdr hdr; +#define TXSCHQ_FREE_ALL BIT_ULL(0) + u16 flags; + /* Scheduler queue level to be freed */ + u16 schq_lvl; + /* List of scheduler queues to be freed */ + u16 schq; +}; + #endif /* MBOX_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu.c index c06cca9..9594432 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.c @@ -80,7 +80,7 @@ int rvu_alloc_rsrc(struct rsrc_bmap *rsrc) return id; } -static int rvu_alloc_rsrc_contig(struct rsrc_bmap *rsrc, int nrsrc) +int rvu_alloc_rsrc_contig(struct rsrc_bmap *rsrc, int nrsrc) { int start; @@ -105,7 +105,7 @@ static void rvu_free_rsrc_contig(struct rsrc_bmap *rsrc, int nrsrc, int start) bitmap_clear(rsrc->bmap, start, nrsrc); } -static bool rvu_rsrc_check_contig(struct rsrc_bmap *rsrc, int nrsrc) +bool rvu_rsrc_check_contig(struct rsrc_bmap *rsrc, int nrsrc) { int start; diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h index b48b5af..c402eba 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h @@ -180,11 +180,12 @@ static inline u64 rvupf_read64(struct rvu *rvu, u64 offset) /* Function Prototypes * RVU */ - int rvu_alloc_bitmap(struct rsrc_bmap *rsrc); int rvu_alloc_rsrc(struct rsrc_bmap *rsrc); void rvu_free_rsrc(struct rsrc_bmap *rsrc, int id); int rvu_rsrc_free_count(struct rsrc_bmap *rsrc); +int rvu_alloc_rsrc_contig(struct rsrc_bmap *rsrc, int nrsrc); +bool rvu_rsrc_check_contig(struct rsrc_bmap *rsrc, int nrsrc); int rvu_get_pf(u16 pcifunc); struct rvu_pfvf *rvu_get_pfvf(struct rvu *rvu, int pcifunc); void rvu_get_pf_numvfs(struct rvu *rvu, int pf, int *numvfs, int *hwvf); @@ -270,4 +271,10 @@ int rvu_mbox_handler_NIX_AQ_ENQ(struct rvu *rvu, int rvu_mbox_handler_NIX_HWCTX_DISABLE(struct rvu *rvu, struct hwctx_disable_req *req, struct msg_rsp *rsp); +int rvu_mbox_handler_NIX_TXSCH_ALLOC(struct rvu *rvu, + struct nix_txsch_alloc_req *req, + struct nix_txsch_alloc_rsp *rsp); +int rvu_mbox_handler_NIX_TXSCH_FREE(struct rvu *rvu, + struct nix_txsch_free_req *req, + struct msg_rsp *rsp); #endif /* RVU_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c index 214ca2c..e8374d9 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c @@ -689,6 +689,226 @@ int rvu_mbox_handler_NIX_LF_FREE(struct rvu *rvu, struct msg_req *req, return 0; } +/* Disable shaping of pkts by a scheduler queue + * at a given scheduler level. + */ +static void nix_reset_tx_shaping(struct rvu *rvu, int blkaddr, + int lvl, int schq) +{ + u64 cir_reg = 0, pir_reg = 0; + u64 cfg; + + switch (lvl) { + case NIX_TXSCH_LVL_TL1: + cir_reg = NIX_AF_TL1X_CIR(schq); + pir_reg = 0; /* PIR not available at TL1 */ + break; + case NIX_TXSCH_LVL_TL2: + cir_reg = NIX_AF_TL2X_CIR(schq); + pir_reg = NIX_AF_TL2X_PIR(schq); + break; + case NIX_TXSCH_LVL_TL3: + cir_reg = NIX_AF_TL3X_CIR(schq); + pir_reg = NIX_AF_TL3X_PIR(schq); + break; + case NIX_TXSCH_LVL_TL4: + cir_reg = NIX_AF_TL4X_CIR(schq); + pir_reg = NIX_AF_TL4X_PIR(schq); + break; + } + + if (!cir_reg) + return; + cfg = rvu_read64(rvu, blkaddr, cir_reg); + rvu_write64(rvu, blkaddr, cir_reg, cfg & ~BIT_ULL(0)); + + if (!pir_reg) + return; + cfg = rvu_read64(rvu, blkaddr, pir_reg); + rvu_write64(rvu, blkaddr, pir_reg, cfg & ~BIT_ULL(0)); +} + +static void nix_reset_tx_linkcfg(struct rvu *rvu, int blkaddr, + int lvl, int schq) +{ + struct rvu_hwinfo *hw = rvu->hw; + int link; + + /* Reset TL4's SDP link config */ + if (lvl == NIX_TXSCH_LVL_TL4) + rvu_write64(rvu, blkaddr, NIX_AF_TL4X_SDP_LINK_CFG(schq), 0x00); + + if (lvl != NIX_TXSCH_LVL_TL3) + return; + + /* Reset TL3's CGX or LBK link config */ + for (link = 0; link < (hw->cgx_links + hw->lbk_links); link++) + rvu_write64(rvu, blkaddr, + NIX_AF_TL3_TL2X_LINKX_CFG(schq, link), 0x00); +} + +int rvu_mbox_handler_NIX_TXSCH_ALLOC(struct rvu *rvu, + struct nix_txsch_alloc_req *req, + struct nix_txsch_alloc_rsp *rsp) +{ + u16 pcifunc = req->hdr.pcifunc; + struct nix_txsch *txsch; + int lvl, idx, req_schq; + struct rvu_pfvf *pfvf; + struct nix_hw *nix_hw; + int blkaddr, rc = 0; + u16 schq; + + pfvf = rvu_get_pfvf(rvu, pcifunc); + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NIX, pcifunc); + if (!pfvf->nixlf || blkaddr < 0) + return NIX_AF_ERR_AF_LF_INVALID; + + nix_hw = get_nix_hw(rvu->hw, blkaddr); + if (!nix_hw) + return -EINVAL; + + spin_lock(&rvu->rsrc_lock); + for (lvl = 0; lvl < NIX_TXSCH_LVL_CNT; lvl++) { + txsch = &nix_hw->txsch[lvl]; + req_schq = req->schq_contig[lvl] + req->schq[lvl]; + + /* There are only 28 TL1s */ + if (lvl == NIX_TXSCH_LVL_TL1 && req_schq > txsch->schq.max) + goto err; + + /* Check if request is valid */ + if (!req_schq || req_schq > MAX_TXSCHQ_PER_FUNC) + goto err; + + /* If contiguous queues are needed, check for availability */ + if (req->schq_contig[lvl] && + !rvu_rsrc_check_contig(&txsch->schq, req->schq_contig[lvl])) + goto err; + + /* Check if full request can be accommodated */ + if (req_schq >= rvu_rsrc_free_count(&txsch->schq)) + goto err; + } + + for (lvl = 0; lvl < NIX_TXSCH_LVL_CNT; lvl++) { + txsch = &nix_hw->txsch[lvl]; + rsp->schq_contig[lvl] = req->schq_contig[lvl]; + rsp->schq[lvl] = req->schq[lvl]; + + schq = 0; + /* Alloc contiguous queues first */ + if (req->schq_contig[lvl]) { + schq = rvu_alloc_rsrc_contig(&txsch->schq, + req->schq_contig[lvl]); + + for (idx = 0; idx < req->schq_contig[lvl]; idx++) { + txsch->pfvf_map[schq] = pcifunc; + nix_reset_tx_linkcfg(rvu, blkaddr, lvl, schq); + nix_reset_tx_shaping(rvu, blkaddr, lvl, schq); + rsp->schq_contig_list[lvl][idx] = schq; + schq++; + } + } + + /* Alloc non-contiguous queues */ + for (idx = 0; idx < req->schq[lvl]; idx++) { + schq = rvu_alloc_rsrc(&txsch->schq); + txsch->pfvf_map[schq] = pcifunc; + nix_reset_tx_linkcfg(rvu, blkaddr, lvl, schq); + nix_reset_tx_shaping(rvu, blkaddr, lvl, schq); + rsp->schq_list[lvl][idx] = schq; + } + } + goto exit; +err: + rc = NIX_AF_ERR_TLX_ALLOC_FAIL; +exit: + spin_unlock(&rvu->rsrc_lock); + return rc; +} + +static int nix_txschq_free(struct rvu *rvu, u16 pcifunc) +{ + int blkaddr, nixlf, lvl, schq, err; + struct rvu_hwinfo *hw = rvu->hw; + struct nix_txsch *txsch; + struct nix_hw *nix_hw; + u64 cfg; + + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NIX, pcifunc); + if (blkaddr < 0) + return NIX_AF_ERR_AF_LF_INVALID; + + nix_hw = get_nix_hw(rvu->hw, blkaddr); + if (!nix_hw) + return -EINVAL; + + nixlf = rvu_get_lf(rvu, &hw->block[blkaddr], pcifunc, 0); + if (nixlf < 0) + return NIX_AF_ERR_AF_LF_INVALID; + + /* Disable TL2/3 queue links before SMQ flush*/ + spin_lock(&rvu->rsrc_lock); + for (lvl = NIX_TXSCH_LVL_TL4; lvl < NIX_TXSCH_LVL_CNT; lvl++) { + if (lvl != NIX_TXSCH_LVL_TL3 && lvl != NIX_TXSCH_LVL_TL4) + continue; + + txsch = &nix_hw->txsch[lvl]; + for (schq = 0; schq < txsch->schq.max; schq++) { + if (txsch->pfvf_map[schq] != pcifunc) + continue; + nix_reset_tx_linkcfg(rvu, blkaddr, lvl, schq); + } + } + + /* Flush SMQs */ + txsch = &nix_hw->txsch[NIX_TXSCH_LVL_SMQ]; + for (schq = 0; schq < txsch->schq.max; schq++) { + if (txsch->pfvf_map[schq] != pcifunc) + continue; + cfg = rvu_read64(rvu, blkaddr, NIX_AF_SMQX_CFG(schq)); + /* Do SMQ flush and set enqueue xoff */ + cfg |= BIT_ULL(50) | BIT_ULL(49); + rvu_write64(rvu, blkaddr, NIX_AF_SMQX_CFG(schq), cfg); + + /* Wait for flush to complete */ + err = rvu_poll_reg(rvu, blkaddr, + NIX_AF_SMQX_CFG(schq), BIT_ULL(49), true); + if (err) { + dev_err(rvu->dev, + "NIXLF%d: SMQ%d flush failed\n", nixlf, schq); + } + } + + /* Now free scheduler queues to free pool */ + for (lvl = 0; lvl < NIX_TXSCH_LVL_CNT; lvl++) { + txsch = &nix_hw->txsch[lvl]; + for (schq = 0; schq < txsch->schq.max; schq++) { + if (txsch->pfvf_map[schq] != pcifunc) + continue; + rvu_free_rsrc(&txsch->schq, schq); + txsch->pfvf_map[schq] = 0; + } + } + spin_unlock(&rvu->rsrc_lock); + + /* Sync cached info for this LF in NDC-TX to LLC/DRAM */ + rvu_write64(rvu, blkaddr, NIX_AF_NDC_TX_SYNC, BIT_ULL(12) | nixlf); + err = rvu_poll_reg(rvu, blkaddr, NIX_AF_NDC_TX_SYNC, BIT_ULL(12), true); + if (err) + dev_err(rvu->dev, "NDC-TX sync failed for NIXLF %d\n", nixlf); + + return 0; +} + +int rvu_mbox_handler_NIX_TXSCH_FREE(struct rvu *rvu, + struct nix_txsch_free_req *req, + struct msg_rsp *rsp) +{ + return nix_txschq_free(rvu, req->hdr.pcifunc); +} + static int nix_setup_txschq(struct rvu *rvu, struct nix_hw *nix_hw, int blkaddr) { struct nix_txsch *txsch; -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* [PATCH v2 02/17] octeontx2-af: NIX Tx scheduler queue config support 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 01/17] octeontx2-af: NIX Tx scheduler queues alloc/free sunil.kovvuri @ 2018-10-22 17:55 ` sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 03/17] octeontx2-af: Reset NIXLF's Rx/Tx stats sunil.kovvuri ` (15 subsequent siblings) 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:55 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Sunil Goutham From: Sunil Goutham <sgoutham@marvell.com> This patch adds support for a PF/VF driver to configure NIX transmit scheduler queues via mbox. Since PF/VF doesn't know the absolute HW index of the NIXLF attached to it, AF traps the register config and overwrites with the correct NIXLF index. HW supports shaping, colouring and policing of packets with these multilevel traffic scheduler queues. Instead of introducing different mbox message formats for different configurations and making both AF & PF/VF driver implementation cumbersome, access to the scheduler queue's CSRs is provided via mbox. AF checks whether the sender PF/VF has the corresponding queue allocated or not and dumps the config to HW. With a single mbox msg 20 registers can be configured. Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/Makefile | 3 +- drivers/net/ethernet/marvell/octeontx2/af/mbox.h | 15 ++- drivers/net/ethernet/marvell/octeontx2/af/rvu.h | 11 +++ .../net/ethernet/marvell/octeontx2/af/rvu_nix.c | 104 ++++++++++++++++++++- .../net/ethernet/marvell/octeontx2/af/rvu_reg.c | 71 ++++++++++++++ 5 files changed, 199 insertions(+), 5 deletions(-) create mode 100644 drivers/net/ethernet/marvell/octeontx2/af/rvu_reg.c diff --git a/drivers/net/ethernet/marvell/octeontx2/af/Makefile b/drivers/net/ethernet/marvell/octeontx2/af/Makefile index 45b108f..264cbd7 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/Makefile +++ b/drivers/net/ethernet/marvell/octeontx2/af/Makefile @@ -7,4 +7,5 @@ obj-$(CONFIG_OCTEONTX2_MBOX) += octeontx2_mbox.o obj-$(CONFIG_OCTEONTX2_AF) += octeontx2_af.o octeontx2_mbox-y := mbox.o -octeontx2_af-y := cgx.o rvu.o rvu_cgx.o rvu_npa.o rvu_nix.o +octeontx2_af-y := cgx.o rvu.o rvu_cgx.o rvu_npa.o rvu_nix.o \ + rvu_reg.o diff --git a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h index 282e556..f2e0743 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h @@ -154,7 +154,8 @@ M(NIX_LF_FREE, 0x8001, msg_req, msg_rsp) \ M(NIX_AQ_ENQ, 0x8002, nix_aq_enq_req, nix_aq_enq_rsp) \ M(NIX_HWCTX_DISABLE, 0x8003, hwctx_disable_req, msg_rsp) \ M(NIX_TXSCH_ALLOC, 0x8004, nix_txsch_alloc_req, nix_txsch_alloc_rsp) \ -M(NIX_TXSCH_FREE, 0x8005, nix_txsch_free_req, msg_rsp) +M(NIX_TXSCH_FREE, 0x8005, nix_txsch_free_req, msg_rsp) \ +M(NIX_TXSCHQ_CFG, 0x8006, nix_txschq_config, msg_rsp) /* Messages initiated by AF (range 0xC00 - 0xDFF) */ #define MBOX_UP_CGX_MESSAGES \ @@ -448,4 +449,16 @@ struct nix_txsch_free_req { u16 schq; }; +struct nix_txschq_config { + struct mbox_msghdr hdr; + u8 lvl; /* SMQ/MDQ/TL4/TL3/TL2/TL1 */ +#define TXSCHQ_IDX_SHIFT 16 +#define TXSCHQ_IDX_MASK (BIT_ULL(10) - 1) +#define TXSCHQ_IDX(reg, shift) (((reg) >> (shift)) & TXSCHQ_IDX_MASK) + u8 num_regs; +#define MAX_REGS_PER_MBOX_MSG 20 + u64 reg[MAX_REGS_PER_MBOX_MSG]; + u64 regval[MAX_REGS_PER_MBOX_MSG]; +}; + #endif /* MBOX_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h index c402eba..4b15552 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h @@ -195,6 +195,14 @@ int rvu_lf_reset(struct rvu *rvu, struct rvu_block *block, int lf); int rvu_get_blkaddr(struct rvu *rvu, int blktype, u16 pcifunc); int rvu_poll_reg(struct rvu *rvu, u64 block, u64 offset, u64 mask, bool zero); +/* RVU HW reg validation */ +enum regmap_block { + TXSCHQ_HWREGMAP = 0, + MAX_HWREGMAP, +}; + +bool rvu_check_valid_reg(int regmap, int regblk, u64 reg); + /* NPA/NIX AQ APIs */ int rvu_aq_alloc(struct rvu *rvu, struct admin_queue **ad_queue, int qsize, int inst_size, int res_size); @@ -277,4 +285,7 @@ int rvu_mbox_handler_NIX_TXSCH_ALLOC(struct rvu *rvu, int rvu_mbox_handler_NIX_TXSCH_FREE(struct rvu *rvu, struct nix_txsch_free_req *req, struct msg_rsp *rsp); +int rvu_mbox_handler_NIX_TXSCHQ_CFG(struct rvu *rvu, + struct nix_txschq_config *req, + struct msg_rsp *rsp); #endif /* RVU_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c index e8374d9..56f242d 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c @@ -738,10 +738,10 @@ static void nix_reset_tx_linkcfg(struct rvu *rvu, int blkaddr, if (lvl == NIX_TXSCH_LVL_TL4) rvu_write64(rvu, blkaddr, NIX_AF_TL4X_SDP_LINK_CFG(schq), 0x00); - if (lvl != NIX_TXSCH_LVL_TL3) + if (lvl != NIX_TXSCH_LVL_TL2) return; - /* Reset TL3's CGX or LBK link config */ + /* Reset TL2's CGX or LBK link config */ for (link = 0; link < (hw->cgx_links + hw->lbk_links); link++) rvu_write64(rvu, blkaddr, NIX_AF_TL3_TL2X_LINKX_CFG(schq, link), 0x00); @@ -851,7 +851,7 @@ static int nix_txschq_free(struct rvu *rvu, u16 pcifunc) /* Disable TL2/3 queue links before SMQ flush*/ spin_lock(&rvu->rsrc_lock); for (lvl = NIX_TXSCH_LVL_TL4; lvl < NIX_TXSCH_LVL_CNT; lvl++) { - if (lvl != NIX_TXSCH_LVL_TL3 && lvl != NIX_TXSCH_LVL_TL4) + if (lvl != NIX_TXSCH_LVL_TL2 && lvl != NIX_TXSCH_LVL_TL4) continue; txsch = &nix_hw->txsch[lvl]; @@ -909,6 +909,104 @@ int rvu_mbox_handler_NIX_TXSCH_FREE(struct rvu *rvu, return nix_txschq_free(rvu, req->hdr.pcifunc); } +static bool is_txschq_config_valid(struct rvu *rvu, u16 pcifunc, int blkaddr, + int lvl, u64 reg, u64 regval) +{ + u64 regbase = reg & 0xFFFF; + u16 schq, parent; + + if (!rvu_check_valid_reg(TXSCHQ_HWREGMAP, lvl, reg)) + return false; + + schq = TXSCHQ_IDX(reg, TXSCHQ_IDX_SHIFT); + /* Check if this schq belongs to this PF/VF or not */ + if (!is_valid_txschq(rvu, blkaddr, lvl, pcifunc, schq)) + return false; + + parent = (regval >> 16) & 0x1FF; + /* Validate MDQ's TL4 parent */ + if (regbase == NIX_AF_MDQX_PARENT(0) && + !is_valid_txschq(rvu, blkaddr, NIX_TXSCH_LVL_TL4, pcifunc, parent)) + return false; + + /* Validate TL4's TL3 parent */ + if (regbase == NIX_AF_TL4X_PARENT(0) && + !is_valid_txschq(rvu, blkaddr, NIX_TXSCH_LVL_TL3, pcifunc, parent)) + return false; + + /* Validate TL3's TL2 parent */ + if (regbase == NIX_AF_TL3X_PARENT(0) && + !is_valid_txschq(rvu, blkaddr, NIX_TXSCH_LVL_TL2, pcifunc, parent)) + return false; + + /* Validate TL2's TL1 parent */ + if (regbase == NIX_AF_TL2X_PARENT(0) && + !is_valid_txschq(rvu, blkaddr, NIX_TXSCH_LVL_TL1, pcifunc, parent)) + return false; + + return true; +} + +int rvu_mbox_handler_NIX_TXSCHQ_CFG(struct rvu *rvu, + struct nix_txschq_config *req, + struct msg_rsp *rsp) +{ + struct rvu_hwinfo *hw = rvu->hw; + u16 pcifunc = req->hdr.pcifunc; + u64 reg, regval, schq_regbase; + struct nix_txsch *txsch; + struct nix_hw *nix_hw; + int blkaddr, idx, err; + int nixlf; + + if (req->lvl >= NIX_TXSCH_LVL_CNT || + req->num_regs > MAX_REGS_PER_MBOX_MSG) + return NIX_AF_INVAL_TXSCHQ_CFG; + + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NIX, pcifunc); + if (blkaddr < 0) + return NIX_AF_ERR_AF_LF_INVALID; + + nix_hw = get_nix_hw(rvu->hw, blkaddr); + if (!nix_hw) + return -EINVAL; + + nixlf = rvu_get_lf(rvu, &hw->block[blkaddr], pcifunc, 0); + if (nixlf < 0) + return NIX_AF_ERR_AF_LF_INVALID; + + txsch = &nix_hw->txsch[req->lvl]; + for (idx = 0; idx < req->num_regs; idx++) { + reg = req->reg[idx]; + regval = req->regval[idx]; + schq_regbase = reg & 0xFFFF; + + if (!is_txschq_config_valid(rvu, pcifunc, blkaddr, + txsch->lvl, reg, regval)) + return NIX_AF_INVAL_TXSCHQ_CFG; + + /* Replace PF/VF visible NIXLF slot with HW NIXLF id */ + if (schq_regbase == NIX_AF_SMQX_CFG(0)) { + nixlf = rvu_get_lf(rvu, &hw->block[blkaddr], + pcifunc, 0); + regval &= ~(0x7FULL << 24); + regval |= ((u64)nixlf << 24); + } + + rvu_write64(rvu, blkaddr, reg, regval); + + /* Check for SMQ flush, if so, poll for its completion */ + if (schq_regbase == NIX_AF_SMQX_CFG(0) && + (regval & BIT_ULL(49))) { + err = rvu_poll_reg(rvu, blkaddr, + reg, BIT_ULL(49), true); + if (err) + return NIX_AF_SMQ_FLUSH_FAILED; + } + } + return 0; +} + static int nix_setup_txschq(struct rvu *rvu, struct nix_hw *nix_hw, int blkaddr) { struct nix_txsch *txsch; diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_reg.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_reg.c new file mode 100644 index 0000000..9d7c135 --- /dev/null +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_reg.c @@ -0,0 +1,71 @@ +// SPDX-License-Identifier: GPL-2.0 +/* Marvell OcteonTx2 RVU Admin Function driver + * + * Copyright (C) 2018 Marvell International Ltd. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + */ + +#include <linux/module.h> +#include <linux/pci.h> + +#include "rvu_struct.h" +#include "common.h" +#include "mbox.h" +#include "rvu.h" + +struct reg_range { + u64 start; + u64 end; +}; + +struct hw_reg_map { + u8 regblk; + u8 num_ranges; + u64 mask; +#define MAX_REG_RANGES 8 + struct reg_range range[MAX_REG_RANGES]; +}; + +static struct hw_reg_map txsch_reg_map[NIX_TXSCH_LVL_CNT] = { + {NIX_TXSCH_LVL_SMQ, 2, 0xFFFF, {{0x0700, 0x0708}, {0x1400, 0x14C8} } }, + {NIX_TXSCH_LVL_TL4, 3, 0xFFFF, {{0x0B00, 0x0B08}, {0x0B10, 0x0B18}, + {0x1200, 0x12E0} } }, + {NIX_TXSCH_LVL_TL3, 3, 0xFFFF, {{0x1000, 0x10E0}, {0x1600, 0x1608}, + {0x1610, 0x1618} } }, + {NIX_TXSCH_LVL_TL2, 2, 0xFFFF, {{0x0E00, 0x0EE0}, {0x1700, 0x1768} } }, + {NIX_TXSCH_LVL_TL1, 1, 0xFFFF, {{0x0C00, 0x0D98} } }, +}; + +bool rvu_check_valid_reg(int regmap, int regblk, u64 reg) +{ + int idx; + struct hw_reg_map *map; + + /* Only 64bit offsets */ + if (reg & 0x07) + return false; + + if (regmap == TXSCHQ_HWREGMAP) { + if (regblk >= NIX_TXSCH_LVL_CNT) + return false; + map = &txsch_reg_map[regblk]; + } else { + return false; + } + + /* Should never happen */ + if (map->regblk != regblk) + return false; + + reg &= map->mask; + + for (idx = 0; idx < map->num_ranges; idx++) { + if (reg >= map->range[idx].start && + reg < map->range[idx].end) + return true; + } + return false; +} -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* [PATCH v2 03/17] octeontx2-af: Reset NIXLF's Rx/Tx stats 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 01/17] octeontx2-af: NIX Tx scheduler queues alloc/free sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 02/17] octeontx2-af: NIX Tx scheduler queue config support sunil.kovvuri @ 2018-10-22 17:55 ` sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 04/17] octeontx2-af: Add NPC KPU profile sunil.kovvuri ` (14 subsequent siblings) 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:55 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Vamsi Attunuru, Sunil Goutham From: Vamsi Attunuru <vamsi.attunuru@marvell.com> This patch adds a new mailbox message to reset a NIXLF's receive and transmit HW stats. Signed-off-by: Vamsi Attunuru <vamsi.attunuru@marvell.com> Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/mbox.h | 3 ++- drivers/net/ethernet/marvell/octeontx2/af/rvu.h | 2 ++ .../net/ethernet/marvell/octeontx2/af/rvu_nix.c | 30 ++++++++++++++++++++++ 3 files changed, 34 insertions(+), 1 deletion(-) diff --git a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h index f2e0743..f8efeaa 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h @@ -155,7 +155,8 @@ M(NIX_AQ_ENQ, 0x8002, nix_aq_enq_req, nix_aq_enq_rsp) \ M(NIX_HWCTX_DISABLE, 0x8003, hwctx_disable_req, msg_rsp) \ M(NIX_TXSCH_ALLOC, 0x8004, nix_txsch_alloc_req, nix_txsch_alloc_rsp) \ M(NIX_TXSCH_FREE, 0x8005, nix_txsch_free_req, msg_rsp) \ -M(NIX_TXSCHQ_CFG, 0x8006, nix_txschq_config, msg_rsp) +M(NIX_TXSCHQ_CFG, 0x8006, nix_txschq_config, msg_rsp) \ +M(NIX_STATS_RST, 0x8007, msg_req, msg_rsp) /* Messages initiated by AF (range 0xC00 - 0xDFF) */ #define MBOX_UP_CGX_MESSAGES \ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h index 4b15552..f041d0a 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h @@ -288,4 +288,6 @@ int rvu_mbox_handler_NIX_TXSCH_FREE(struct rvu *rvu, int rvu_mbox_handler_NIX_TXSCHQ_CFG(struct rvu *rvu, struct nix_txschq_config *req, struct msg_rsp *rsp); +int rvu_mbox_handler_NIX_STATS_RST(struct rvu *rvu, struct msg_req *req, + struct msg_rsp *rsp); #endif /* RVU_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c index 56f242d..62d8913 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c @@ -1053,6 +1053,36 @@ static int nix_setup_txschq(struct rvu *rvu, struct nix_hw *nix_hw, int blkaddr) return 0; } +int rvu_mbox_handler_NIX_STATS_RST(struct rvu *rvu, struct msg_req *req, + struct msg_rsp *rsp) +{ + struct rvu_hwinfo *hw = rvu->hw; + u16 pcifunc = req->hdr.pcifunc; + int i, nixlf, blkaddr; + u64 stats; + + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NIX, pcifunc); + if (blkaddr < 0) + return NIX_AF_ERR_AF_LF_INVALID; + + nixlf = rvu_get_lf(rvu, &hw->block[blkaddr], pcifunc, 0); + if (nixlf < 0) + return NIX_AF_ERR_AF_LF_INVALID; + + /* Get stats count supported by HW */ + stats = rvu_read64(rvu, blkaddr, NIX_AF_CONST1); + + /* Reset tx stats */ + for (i = 0; i < ((stats >> 24) & 0xFF); i++) + rvu_write64(rvu, blkaddr, NIX_AF_LFX_TX_STATX(nixlf, i), 0); + + /* Reset rx stats */ + for (i = 0; i < ((stats >> 32) & 0xFF); i++) + rvu_write64(rvu, blkaddr, NIX_AF_LFX_RX_STATX(nixlf, i), 0); + + return 0; +} + static int nix_calibrate_x2p(struct rvu *rvu, int blkaddr) { int idx, err; -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* [PATCH v2 04/17] octeontx2-af: Add NPC KPU profile 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri ` (2 preceding siblings ...) 2018-10-22 17:55 ` [PATCH v2 03/17] octeontx2-af: Reset NIXLF's Rx/Tx stats sunil.kovvuri @ 2018-10-22 17:55 ` sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 05/17] octeontx2-af: Config NPC KPU engines with parser profile sunil.kovvuri ` (13 subsequent siblings) 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:55 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Hao Zheng, Sunil Goutham From: Hao Zheng <hao.zheng@marvell.com> NPC block is responsible for parsing and forwarding packets to different NIXLFs. NPC has 16 KPU engines (Kangaroo parse engine) and one iKPU which represents pkinds. Each physical port either CGX/LBK is assigned a pkind and upon receiving a packet HW takes that port's pkind and starts parsing as per the KPU engines config. This patch adds header files which contain configuration profile/array for each of the iKPU and 16 KPU engines. Signed-off-by: Hao Zheng <hao.zheng@marvell.com> Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/npc.h | 143 + .../ethernet/marvell/octeontx2/af/npc_profile.h | 5709 ++++++++++++++++++++ 2 files changed, 5852 insertions(+) create mode 100644 drivers/net/ethernet/marvell/octeontx2/af/npc.h create mode 100644 drivers/net/ethernet/marvell/octeontx2/af/npc_profile.h diff --git a/drivers/net/ethernet/marvell/octeontx2/af/npc.h b/drivers/net/ethernet/marvell/octeontx2/af/npc.h new file mode 100644 index 0000000..3e7ec10 --- /dev/null +++ b/drivers/net/ethernet/marvell/octeontx2/af/npc.h @@ -0,0 +1,143 @@ +/* SPDX-License-Identifier: GPL-2.0 + * Marvell OcteonTx2 RVU Admin Function driver + * + * Copyright (C) 2018 Marvell International Ltd. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + */ + +#ifndef NPC_H +#define NPC_H + +enum NPC_LID_E { + NPC_LID_LA = 0, + NPC_LID_LB, + NPC_LID_LC, + NPC_LID_LD, + NPC_LID_LE, + NPC_LID_LF, + NPC_LID_LG, + NPC_LID_LH, +}; + +#define NPC_LT_NA 0 + +enum npc_kpu_la_ltype { + NPC_LT_LA_8023 = 1, + NPC_LT_LA_ETHER, +}; + +enum npc_kpu_lb_ltype { + NPC_LT_LB_ETAG = 1, + NPC_LT_LB_CTAG, + NPC_LT_LB_STAG, + NPC_LT_LB_BTAG, + NPC_LT_LB_QINQ, + NPC_LT_LB_ITAG, +}; + +enum npc_kpu_lc_ltype { + NPC_LT_LC_IP = 1, + NPC_LT_LC_IP6, + NPC_LT_LC_ARP, + NPC_LT_LC_RARP, + NPC_LT_LC_MPLS, + NPC_LT_LC_NSH, + NPC_LT_LC_PTP, + NPC_LT_LC_FCOE, +}; + +/* Don't modify Ltypes upto SCTP, otherwise it will + * effect flow tag calculation and thus RSS. + */ +enum npc_kpu_ld_ltype { + NPC_LT_LD_TCP = 1, + NPC_LT_LD_UDP, + NPC_LT_LD_ICMP, + NPC_LT_LD_SCTP, + NPC_LT_LD_IGMP, + NPC_LT_LD_ICMP6, + NPC_LT_LD_ESP, + NPC_LT_LD_AH, + NPC_LT_LD_GRE, + NPC_LT_LD_GRE_MPLS, + NPC_LT_LD_GRE_NSH, + NPC_LT_LD_TU_MPLS, +}; + +enum npc_kpu_le_ltype { + NPC_LT_LE_TU_ETHER = 1, + NPC_LT_LE_TU_PPP, + NPC_LT_LE_TU_MPLS_IN_NSH, + NPC_LT_LE_TU_3RD_NSH, +}; + +enum npc_kpu_lf_ltype { + NPC_LT_LF_TU_IP = 1, + NPC_LT_LF_TU_IP6, + NPC_LT_LF_TU_ARP, + NPC_LT_LF_TU_MPLS_IP, + NPC_LT_LF_TU_MPLS_IP6, + NPC_LT_LF_TU_MPLS_ETHER, +}; + +enum npc_kpu_lg_ltype { + NPC_LT_LG_TU_TCP = 1, + NPC_LT_LG_TU_UDP, + NPC_LT_LG_TU_SCTP, + NPC_LT_LG_TU_ICMP, + NPC_LT_LG_TU_IGMP, + NPC_LT_LG_TU_ICMP6, + NPC_LT_LG_TU_ESP, + NPC_LT_LG_TU_AH, +}; + +enum npc_kpu_lh_ltype { + NPC_LT_LH_TCP_DATA = 1, + NPC_LT_LH_HTTP_DATA, + NPC_LT_LH_HTTPS_DATA, + NPC_LT_LH_PPTP_DATA, + NPC_LT_LH_UDP_DATA, +}; + +struct npc_kpu_profile_cam { + u8 state; + u8 state_mask; + u16 dp0; + u16 dp0_mask; + u16 dp1; + u16 dp1_mask; + u16 dp2; + u16 dp2_mask; +}; + +struct npc_kpu_profile_action { + u8 errlev; + u8 errcode; + u8 dp0_offset; + u8 dp1_offset; + u8 dp2_offset; + u8 bypass_count; + u8 parse_done; + u8 next_state; + u8 ptr_advance; + u8 cap_ena; + u8 lid; + u8 ltype; + u8 flags; + u8 offset; + u8 mask; + u8 right; + u8 shift; +}; + +struct npc_kpu_profile { + int cam_entries; + int action_entries; + struct npc_kpu_profile_cam *cam; + struct npc_kpu_profile_action *action; +}; + +#endif /* NPC_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/npc_profile.h b/drivers/net/ethernet/marvell/octeontx2/af/npc_profile.h new file mode 100644 index 0000000..b2ce957 --- /dev/null +++ b/drivers/net/ethernet/marvell/octeontx2/af/npc_profile.h @@ -0,0 +1,5709 @@ +/* SPDX-License-Identifier: GPL-2.0 + * Marvell OcteonTx2 RVU Admin Function driver + * + * Copyright (C) 2018 Marvell International Ltd. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + */ + +#ifndef NPC_PROFILE_H +#define NPC_PROFILE_H + +#define NPC_ETYPE_IP 0x0800 +#define NPC_ETYPE_IP6 0x86dd +#define NPC_ETYPE_ARP 0x0806 +#define NPC_ETYPE_RARP 0x8035 +#define NPC_ETYPE_MPLSU 0x8847 +#define NPC_ETYPE_MPLSM 0x8848 +#define NPC_ETYPE_ETAG 0x893f +#define NPC_ETYPE_CTAG 0x8100 +#define NPC_ETYPE_SBTAG 0x88a8 +#define NPC_ETYPE_ITAG 0x88e7 +#define NPC_ETYPE_PTP 0x88f7 +#define NPC_ETYPE_FCOE 0x8906 +#define NPC_ETYPE_QINQ 0x9100 +#define NPC_ETYPE_TRANS_ETH_BR 0x6558 +#define NPC_ETYPE_PPP 0x880b +#define NPC_ETYPE_NSH 0x894f + +#define NPC_IPNH_HOP 0 +#define NPC_IPNH_ICMP 1 +#define NPC_IPNH_IGMP 2 +#define NPC_IPNH_IP 4 +#define NPC_IPNH_TCP 6 +#define NPC_IPNH_UDP 17 +#define NPC_IPNH_IP6 41 +#define NPC_IPNH_ROUT 43 +#define NPC_IPNH_FRAG 44 +#define NPC_IPNH_GRE 47 +#define NPC_IPNH_ESP 50 +#define NPC_IPNH_AH 51 +#define NPC_IPNH_ICMP6 58 +#define NPC_IPNH_NONH 59 +#define NPC_IPNH_DEST 60 +#define NPC_IPNH_SCTP 132 +#define NPC_IPNH_MPLS 137 + +#define NPC_UDP_PORT_GTPC 2123 +#define NPC_UDP_PORT_GTPU 2152 +#define NPC_UDP_PORT_VXLAN 4789 +#define NPC_UDP_PORT_VXLANGPE 4790 +#define NPC_UDP_PORT_GENEVE 6081 + +#define NPC_VXLANGPE_NP_IP 0x1 +#define NPC_VXLANGPE_NP_IP6 0x2 +#define NPC_VXLANGPE_NP_ETH 0x3 +#define NPC_VXLANGPE_NP_NSH 0x4 +#define NPC_VXLANGPE_NP_MPLS 0x5 +#define NPC_VXLANGPE_NP_GBP 0x6 +#define NPC_VXLANGPE_NP_VBNG 0x7 + +#define NPC_NSH_NP_IP 0x1 +#define NPC_NSH_NP_IP6 0x2 +#define NPC_NSH_NP_ETH 0x3 +#define NPC_NSH_NP_NSH 0x4 +#define NPC_NSH_NP_MPLS 0x5 + +#define NPC_TCP_PORT_HTTP 80 +#define NPC_TCP_PORT_HTTPS 443 +#define NPC_TCP_PORT_PPTP 1723 + +#define NPC_MPLS_S 0x0100 + +#define NPC_IP_VER_4 0x4000 +#define NPC_IP_VER_6 0x6000 +#define NPC_IP_VER_MASK 0xf000 +#define NPC_IP_HDR_LEN_5 0x0500 +#define NPC_IP_HDR_LEN_MASK 0x0f00 + +#define NPC_GRE_F_CSUM (0x1 << 15) +#define NPC_GRE_F_ROUTE (0x1 << 14) +#define NPC_GRE_F_KEY (0x1 << 13) +#define NPC_GRE_F_SEQ (0x1 << 12) +#define NPC_GRE_F_ACK (0x1 << 7) +#define NPC_GRE_FLAG_MASK (NPC_GRE_F_CSUM | NPC_GRE_F_ROUTE | \ + NPC_GRE_F_KEY | NPC_GRE_F_SEQ | NPC_GRE_F_ACK) +#define NPC_GRE_VER_MASK 0x0003 +#define NPC_GRE_VER_1 0x0001 + +#define NPC_VXLAN_I 0x0800 + +#define NPC_VXLANGPE_VER (0x3 << 12) +#define NPC_VXLANGPE_I (0x1 << 11) +#define NPC_VXLANGPE_P (0x1 << 10) +#define NPC_VXLANGPE_B (0x1 << 9) +#define NPC_VXLANGPE_NP_MASK 0x00ff + +#define NPC_NSH_NP_MASK 0x00ff + +#define NPC_GENEVE_F_OAM (0x1 << 7) +#define NPC_GENEVE_F_CRI_OPT (0x1 << 6) + +#define NPC_GTP_PT_GTP (0x1 << 12) +#define NPC_GTP_PT_MASK (0x1 << 12) +#define NPC_GTP_VER1 (0x1 << 13) +#define NPC_GTP_VER_MASK (0x7 << 13) +#define NPC_GTP_MT_G_PDU 0xff +#define NPC_GTP_MT_MASK 0xff + +#define NPC_TCP_DATA_OFFSET_5 0x5000 +#define NPC_TCP_DATA_OFFSET_MASK 0xf000 + +enum npc_kpu_parser_state { + NPC_S_NA = 0, + NPC_S_KPU1_ETHER, + NPC_S_KPU1_PKI, + NPC_S_KPU2_CTAG, + NPC_S_KPU2_SBTAG, + NPC_S_KPU2_QINQ, + NPC_S_KPU2_ETAG, + NPC_S_KPU2_ITAG, + NPC_S_KPU3_CTAG, + NPC_S_KPU3_STAG, + NPC_S_KPU3_QINQ, + NPC_S_KPU3_ITAG, + NPC_S_KPU4_MPLS, + NPC_S_KPU4_NSH, + NPC_S_KPU5_IP, + NPC_S_KPU5_IP6, + NPC_S_KPU5_ARP, + NPC_S_KPU5_RARP, + NPC_S_KPU5_PTP, + NPC_S_KPU5_FCOE, + NPC_S_KPU5_MPLS, + NPC_S_KPU5_MPLS_PL, + NPC_S_KPU5_NSH, + NPC_S_KPU6_IP6_EXT, + NPC_S_KPU7_IP6_EXT, + NPC_S_KPU8_TCP, + NPC_S_KPU8_UDP, + NPC_S_KPU8_SCTP, + NPC_S_KPU8_ICMP, + NPC_S_KPU8_IGMP, + NPC_S_KPU8_ICMP6, + NPC_S_KPU8_GRE, + NPC_S_KPU8_ESP, + NPC_S_KPU8_AH, + NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, + NPC_S_KPU9_TU_MPLS, + NPC_S_KPU9_TU_NSH, + NPC_S_KPU10_TU_MPLS_PL, + NPC_S_KPU10_TU_MPLS, + NPC_S_KPU10_TU_NSH, + NPC_S_KPU11_TU_ETHER, + NPC_S_KPU11_TU_PPP, + NPC_S_KPU11_TU_MPLS_IN_NSH, + NPC_S_KPU11_TU_3RD_NSH, + NPC_S_KPU12_TU_IP, + NPC_S_KPU12_TU_IP6, + NPC_S_KPU12_TU_ARP, + NPC_S_KPU13_TU_IP6_EXT, + NPC_S_KPU14_TU_IP6_EXT, + NPC_S_KPU15_TU_TCP, + NPC_S_KPU15_TU_UDP, + NPC_S_KPU15_TU_SCTP, + NPC_S_KPU15_TU_ICMP, + NPC_S_KPU15_TU_IGMP, + NPC_S_KPU15_TU_ICMP6, + NPC_S_KPU15_TU_ESP, + NPC_S_KPU15_TU_AH, + NPC_S_KPU16_HTTP_DATA, + NPC_S_KPU16_HTTPS_DATA, + NPC_S_KPU16_PPTP_DATA, + NPC_S_KPU16_TCP_DATA, + NPC_S_KPU16_UDP_DATA, + NPC_S_LAST /* has to be the last item */ +}; + +enum npc_kpu_parser_flag { + NPC_F_NA = 0, + NPC_F_PKI, + NPC_F_PKI_VLAN, + NPC_F_PKI_ETAG, + NPC_F_PKI_ITAG, + NPC_F_PKI_MPLS, + NPC_F_PKI_NSH, + NPC_F_ETYPE_UNK, + NPC_F_ETHER_VLAN, + NPC_F_ETHER_ETAG, + NPC_F_ETHER_ITAG, + NPC_F_ETHER_MPLS, + NPC_F_ETHER_NSH, + NPC_F_STAG_CTAG, + NPC_F_STAG_CTAG_UNK, + NPC_F_STAG_STAG_CTAG, + NPC_F_STAG_STAG_STAG, + NPC_F_QINQ_CTAG, + NPC_F_QINQ_CTAG_UNK, + NPC_F_QINQ_QINQ_CTAG, + NPC_F_QINQ_QINQ_QINQ, + NPC_F_BTAG_ITAG, + NPC_F_BTAG_ITAG_STAG, + NPC_F_BTAG_ITAG_CTAG, + NPC_F_BTAG_ITAG_UNK, + NPC_F_ETAG_CTAG, + NPC_F_ETAG_BTAG_ITAG, + NPC_F_ETAG_STAG, + NPC_F_ETAG_QINQ, + NPC_F_ETAG_ITAG, + NPC_F_ETAG_ITAG_STAG, + NPC_F_ETAG_ITAG_CTAG, + NPC_F_ETAG_ITAG_UNK, + NPC_F_ITAG_STAG_CTAG, + NPC_F_ITAG_STAG, + NPC_F_ITAG_CTAG, + NPC_F_MPLS_4_LABELS, + NPC_F_MPLS_3_LABELS, + NPC_F_MPLS_2_LABELS, + NPC_F_IP_HAS_OPTIONS, + NPC_F_IP_IP_IN_IP, + NPC_F_IP_6TO4, + NPC_F_IP_MPLS_IN_IP, + NPC_F_IP_UNK_PROTO, + NPC_F_IP_IP_IN_IP_HAS_OPTIONS, + NPC_F_IP_6TO4_HAS_OPTIONS, + NPC_F_IP_MPLS_IN_IP_HAS_OPTIONS, + NPC_F_IP_UNK_PROTO_HAS_OPTIONS, + NPC_F_IP6_HAS_EXT, + NPC_F_IP6_TUN_IP6, + NPC_F_IP6_MPLS_IN_IP, + NPC_F_TCP_HAS_OPTIONS, + NPC_F_TCP_HTTP, + NPC_F_TCP_HTTPS, + NPC_F_TCP_PPTP, + NPC_F_TCP_UNK_PORT, + NPC_F_TCP_HTTP_HAS_OPTIONS, + NPC_F_TCP_HTTPS_HAS_OPTIONS, + NPC_F_TCP_PPTP_HAS_OPTIONS, + NPC_F_TCP_UNK_PORT_HAS_OPTIONS, + NPC_F_UDP_VXLAN, + NPC_F_UDP_VXLAN_NOVNI, + NPC_F_UDP_VXLAN_NOVNI_NSH, + NPC_F_UDP_VXLANGPE, + NPC_F_UDP_VXLANGPE_NSH, + NPC_F_UDP_VXLANGPE_MPLS, + NPC_F_UDP_VXLANGPE_NOVNI, + NPC_F_UDP_VXLANGPE_NOVNI_NSH, + NPC_F_UDP_VXLANGPE_NOVNI_MPLS, + NPC_F_UDP_VXLANGPE_UNK, + NPC_F_UDP_VXLANGPE_NONP, + NPC_F_UDP_GTP_GTPC, + NPC_F_UDP_GTP_GTPU_G_PDU, + NPC_F_UDP_GTP_GTPU_UNK, + NPC_F_UDP_UNK_PORT, + NPC_F_UDP_GENEVE, + NPC_F_UDP_GENEVE_OAM, + NPC_F_UDP_GENEVE_CRI_OPT, + NPC_F_UDP_GENEVE_OAM_CRI_OPT, + NPC_F_GRE_NVGRE, + NPC_F_GRE_HAS_SRE, + NPC_F_GRE_HAS_CSUM, + NPC_F_GRE_HAS_KEY, + NPC_F_GRE_HAS_SEQ, + NPC_F_GRE_HAS_CSUM_KEY, + NPC_F_GRE_HAS_CSUM_SEQ, + NPC_F_GRE_HAS_KEY_SEQ, + NPC_F_GRE_HAS_CSUM_KEY_SEQ, + NPC_F_GRE_HAS_ROUTE, + NPC_F_GRE_UNK_PROTO, + NPC_F_GRE_VER1, + NPC_F_GRE_VER1_HAS_SEQ, + NPC_F_GRE_VER1_HAS_ACK, + NPC_F_GRE_VER1_HAS_SEQ_ACK, + NPC_F_GRE_VER1_UNK_PROTO, + NPC_F_TU_ETHER_UNK, + NPC_F_TU_ETHER_CTAG, + NPC_F_TU_ETHER_CTAG_UNK, + NPC_F_TU_ETHER_STAG_CTAG, + NPC_F_TU_ETHER_STAG_CTAG_UNK, + NPC_F_TU_ETHER_STAG, + NPC_F_TU_ETHER_STAG_UNK, + NPC_F_TU_ETHER_QINQ_CTAG, + NPC_F_TU_ETHER_QINQ_CTAG_UNK, + NPC_F_TU_ETHER_QINQ, + NPC_F_TU_ETHER_QINQ_UNK, + NPC_F_LAST /* has to be the last item */ +}; + +enum npc_kpu_err_code { + NPC_EC_NOERR = 0, /* has to be zero */ + NPC_EC_UNK, + NPC_EC_L2_K1, + NPC_EC_L2_K2, + NPC_EC_L2_K3, + NPC_EC_L2_K3_ETYPE_UNK, + NPC_EC_L2_MPLS_2MANY, + NPC_EC_L2_K4, + NPC_EC_IP_VER, + NPC_EC_IP6_VER, + NPC_EC_VXLAN, + NPC_EC_NVGRE, + NPC_EC_GRE, + NPC_EC_GRE_VER1, + NPC_EC_L4, + NPC_EC_LAST /* has to be the last item */ +}; + +enum NPC_ERRLEV_E { + NPC_ERRLEV_RE = 0, + NPC_ERRLEV_LA = 1, + NPC_ERRLEV_LB = 2, + NPC_ERRLEV_LC = 3, + NPC_ERRLEV_LD = 4, + NPC_ERRLEV_LE = 5, + NPC_ERRLEV_LF = 6, + NPC_ERRLEV_LG = 7, + NPC_ERRLEV_LH = 8, + NPC_ERRLEV_R9 = 9, + NPC_ERRLEV_R10 = 10, + NPC_ERRLEV_R11 = 11, + NPC_ERRLEV_R12 = 12, + NPC_ERRLEV_R13 = 13, + NPC_ERRLEV_R14 = 14, + NPC_ERRLEV_NIX = 15, + NPC_ERRLEV_ENUM_LAST = 16, +}; + +static struct npc_kpu_profile_action ikpu_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 14, 16, + 0, 0, NPC_S_KPU1_ETHER, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 1, 0xff, + 0, 0, + }, +}; + +static struct npc_kpu_profile_cam kpu1_cam_entries[] = { + { + NPC_S_KPU1_ETHER, 0xff, NPC_ETYPE_IP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, NPC_ETYPE_IP6, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, NPC_ETYPE_ARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, NPC_ETYPE_RARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, NPC_ETYPE_PTP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, NPC_ETYPE_FCOE, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, NPC_ETYPE_CTAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, NPC_ETYPE_SBTAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, NPC_ETYPE_QINQ, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, NPC_ETYPE_ETAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, NPC_ETYPE_MPLSU, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, NPC_ETYPE_MPLSM, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, NPC_ETYPE_NSH, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, 0x0000, 0xfc00, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, 0x0400, 0xfe00, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_ETHER, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_PKI, 0xff, NPC_ETYPE_IP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_PKI, 0xff, NPC_ETYPE_IP6, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_PKI, 0xff, NPC_ETYPE_ARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_PKI, 0xff, NPC_ETYPE_RARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_PKI, 0xff, NPC_ETYPE_PTP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_PKI, 0xff, NPC_ETYPE_FCOE, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_PKI, 0xff, NPC_ETYPE_CTAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_PKI, 0xff, NPC_ETYPE_SBTAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_PKI, 0xff, NPC_ETYPE_QINQ, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_PKI, 0xff, NPC_ETYPE_ETAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_PKI, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_PKI, 0xff, NPC_ETYPE_MPLSU, 0xffff, + 0x0010, 0x0010, 0x0000, 0xffff, + }, + { + NPC_S_KPU1_PKI, 0xff, NPC_ETYPE_MPLSM, 0xffff, + 0x0010, 0x0010, 0x0000, 0xffff, + }, + { + NPC_S_KPU1_PKI, 0xff, NPC_ETYPE_NSH, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU1_PKI, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_NA, 0X00, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_cam kpu2_cam_entries[] = { + { + NPC_S_KPU2_CTAG, 0xff, NPC_ETYPE_IP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_CTAG, 0xff, NPC_ETYPE_IP6, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_CTAG, 0xff, NPC_ETYPE_ARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_CTAG, 0xff, NPC_ETYPE_RARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_CTAG, 0xff, NPC_ETYPE_PTP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_CTAG, 0xff, NPC_ETYPE_FCOE, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_CTAG, 0xff, NPC_ETYPE_MPLSU, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_CTAG, 0xff, NPC_ETYPE_MPLSM, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_CTAG, 0xff, NPC_ETYPE_NSH, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_CTAG, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_IP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_IP6, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_ARP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_RARP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_PTP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_FCOE, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_MPLSU, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_MPLSM, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_NSH, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_CTAG, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_SBTAG, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_IP, 0xffff, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_IP6, 0xffff, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_ARP, 0xffff, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_RARP, 0xffff, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_PTP, 0xffff, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_FCOE, 0xffff, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_MPLSU, 0xffff, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_MPLSM, 0xffff, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_NSH, 0xffff, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_SBTAG, 0xffff, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_CTAG, 0xffff, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_IP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_IP6, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_ARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_RARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_PTP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_FCOE, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_MPLSU, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_MPLSM, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, NPC_ETYPE_NSH, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_SBTAG, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_IP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_IP6, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_ARP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_RARP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_PTP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_FCOE, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_MPLSU, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_MPLSM, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_NSH, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_QINQ, 0xffff, + NPC_ETYPE_CTAG, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_QINQ, 0xffff, + NPC_ETYPE_QINQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_IP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_IP6, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_ARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_RARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_PTP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_FCOE, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_MPLSU, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_MPLSM, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, NPC_ETYPE_NSH, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_QINQ, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_IP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_IP6, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_ARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_RARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_PTP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_FCOE, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_MPLSU, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_MPLSM, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_NSH, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_ITAG, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_QINQ, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_IP, 0xffff, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_IP6, 0xffff, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_ARP, 0xffff, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_SBTAG, 0xffff, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, NPC_ETYPE_CTAG, 0xffff, + }, + { + NPC_S_KPU2_ETAG, 0xff, NPC_ETYPE_ITAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ETAG, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_IP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_IP6, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_ARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_RARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_CTAG, 0xffff, NPC_ETYPE_IP, 0xffff, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_CTAG, 0xffff, NPC_ETYPE_IP6, 0xffff, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_CTAG, 0xffff, NPC_ETYPE_ARP, 0xffff, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_CTAG, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_IP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_IP6, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_ARP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_IP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_IP6, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_ARP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ITAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU2_ITAG, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_NA, 0X00, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_cam kpu3_cam_entries[] = { + { + NPC_S_KPU3_CTAG, 0xff, NPC_ETYPE_IP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_CTAG, 0xff, NPC_ETYPE_IP6, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_CTAG, 0xff, NPC_ETYPE_ARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_CTAG, 0xff, NPC_ETYPE_RARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_CTAG, 0xff, NPC_ETYPE_PTP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_CTAG, 0xff, NPC_ETYPE_FCOE, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_CTAG, 0xff, NPC_ETYPE_MPLSU, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_CTAG, 0xff, NPC_ETYPE_MPLSM, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_CTAG, 0xff, NPC_ETYPE_NSH, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_CTAG, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_IP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_IP6, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_ARP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_RARP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_PTP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_FCOE, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_MPLSU, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_MPLSM, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_NSH, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_IP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_IP6, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_ARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_RARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_MPLSU, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_MPLSM, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, NPC_ETYPE_NSH, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_STAG, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_IP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_IP6, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_ARP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_RARP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_PTP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_FCOE, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_MPLSU, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_MPLSM, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_NSH, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_IP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_IP6, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_ARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_RARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_PTP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_FCOE, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_MPLSU, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_MPLSM, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, NPC_ETYPE_NSH, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_QINQ, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_IP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_IP6, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_ARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_RARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_CTAG, 0xffff, NPC_ETYPE_IP, 0xffff, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_CTAG, 0xffff, NPC_ETYPE_IP6, 0xffff, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_CTAG, 0xffff, NPC_ETYPE_ARP, 0xffff, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_IP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_IP6, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_ARP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_CTAG, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_SBTAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_IP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_IP6, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_ARP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_ITAG, 0xff, NPC_ETYPE_CTAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU3_ITAG, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_NA, 0X00, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_cam kpu4_cam_entries[] = { + { + NPC_S_KPU4_MPLS, 0xff, NPC_MPLS_S, NPC_MPLS_S, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU4_MPLS, 0xff, 0x0000, NPC_MPLS_S, + NPC_MPLS_S, NPC_MPLS_S, 0x0000, 0x0000, + }, + { + NPC_S_KPU4_MPLS, 0xff, 0x0000, NPC_MPLS_S, + 0x0000, NPC_MPLS_S, NPC_MPLS_S, NPC_MPLS_S, + }, + { + NPC_S_KPU4_MPLS, 0xff, 0x0000, NPC_MPLS_S, + 0x0000, NPC_MPLS_S, 0x0000, NPC_MPLS_S, + }, + { + NPC_S_KPU4_NSH, 0xff, NPC_NSH_NP_IP, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU4_NSH, 0xff, NPC_NSH_NP_IP6, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU4_NSH, 0xff, NPC_NSH_NP_ETH, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU4_NSH, 0xff, NPC_NSH_NP_NSH, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU4_NSH, 0xff, NPC_NSH_NP_MPLS, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_NA, 0X00, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_cam kpu5_cam_entries[] = { + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_TCP, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_UDP, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_SCTP, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_ICMP, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_IGMP, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_ESP, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_AH, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_GRE, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_IP, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_IP6, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_MPLS, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, 0x0000, 0x0000, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_TCP, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_UDP, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_SCTP, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_ICMP, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_IGMP, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_ESP, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_AH, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_GRE, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_IP, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_IP6, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, NPC_IPNH_MPLS, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, 0x0000, 0x0000, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_ARP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_RARP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_PTP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_FCOE, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP6, 0xff, NPC_IPNH_TCP << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP6, 0xff, NPC_IPNH_UDP << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP6, 0xff, NPC_IPNH_SCTP << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP6, 0xff, NPC_IPNH_ICMP << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP6, 0xff, NPC_IPNH_ICMP6 << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP6, 0xff, NPC_IPNH_ESP << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP6, 0xff, NPC_IPNH_AH << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP6, 0xff, NPC_IPNH_GRE << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP6, 0xff, NPC_IPNH_IP6 << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP6, 0xff, NPC_IPNH_MPLS << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP6, 0xff, 0x0000, 0x0000, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_IP6, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_MPLS, 0xff, NPC_MPLS_S, NPC_MPLS_S, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_MPLS, 0xff, NPC_MPLS_S, NPC_MPLS_S, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_MPLS, 0xff, NPC_MPLS_S, NPC_MPLS_S, + 0x0000, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_MPLS, 0xff, NPC_MPLS_S, NPC_MPLS_S, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_MPLS, 0xff, 0x0000, NPC_MPLS_S, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_MPLS_PL, 0xff, NPC_IP_VER_4, NPC_IP_VER_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_MPLS_PL, 0xff, NPC_IP_VER_6, NPC_IP_VER_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_MPLS_PL, 0xff, 0x0000, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_MPLS_PL, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_NSH, 0xff, NPC_NSH_NP_IP, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_NSH, 0xff, NPC_NSH_NP_IP6, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_NSH, 0xff, NPC_NSH_NP_ETH, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_NSH, 0xff, NPC_NSH_NP_NSH, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU5_NSH, 0xff, NPC_NSH_NP_MPLS, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_NA, 0X00, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_cam kpu6_cam_entries[] = { + { + NPC_S_KPU6_IP6_EXT, 0xff, 0x0000, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_cam kpu7_cam_entries[] = { + { + NPC_S_KPU7_IP6_EXT, 0xff, 0x0000, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_cam kpu8_cam_entries[] = { + { + NPC_S_KPU8_TCP, 0xff, NPC_TCP_PORT_HTTP, 0xffff, + NPC_TCP_DATA_OFFSET_5, NPC_TCP_DATA_OFFSET_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_TCP, 0xff, NPC_TCP_PORT_HTTPS, 0xffff, + NPC_TCP_DATA_OFFSET_5, NPC_TCP_DATA_OFFSET_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_TCP, 0xff, NPC_TCP_PORT_PPTP, 0xffff, + NPC_TCP_DATA_OFFSET_5, NPC_TCP_DATA_OFFSET_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_TCP, 0xff, 0x0000, 0x0000, + NPC_TCP_DATA_OFFSET_5, NPC_TCP_DATA_OFFSET_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_TCP, 0xff, NPC_TCP_PORT_HTTP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_TCP, 0xff, NPC_TCP_PORT_HTTPS, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_TCP, 0xff, NPC_TCP_PORT_PPTP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_TCP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_VXLAN, 0xffff, + NPC_VXLAN_I, NPC_VXLAN_I, 0x0000, 0xffff, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_VXLAN, 0xffff, + 0x0000, 0xffff, 0x0000, 0xffff, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_VXLAN, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_VXLANGPE, 0xffff, + NPC_VXLANGPE_P | NPC_VXLANGPE_I, + NPC_VXLANGPE_P | NPC_VXLANGPE_I, + NPC_VXLANGPE_NP_IP, NPC_VXLANGPE_NP_MASK, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_VXLANGPE, 0xffff, + NPC_VXLANGPE_P | NPC_VXLANGPE_I, + NPC_VXLANGPE_P | NPC_VXLANGPE_I, + NPC_VXLANGPE_NP_IP6, NPC_VXLANGPE_NP_MASK, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_VXLANGPE, 0xffff, + NPC_VXLANGPE_P | NPC_VXLANGPE_I, + NPC_VXLANGPE_P | NPC_VXLANGPE_I, + NPC_VXLANGPE_NP_ETH, NPC_VXLANGPE_NP_MASK, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_VXLANGPE, 0xffff, + NPC_VXLANGPE_P | NPC_VXLANGPE_I, + NPC_VXLANGPE_P | NPC_VXLANGPE_I, + NPC_VXLANGPE_NP_NSH, NPC_VXLANGPE_NP_MASK, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_VXLANGPE, 0xffff, + NPC_VXLANGPE_P | NPC_VXLANGPE_I, + NPC_VXLANGPE_P | NPC_VXLANGPE_I, + NPC_VXLANGPE_NP_MPLS, NPC_VXLANGPE_NP_MASK, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_VXLANGPE, 0xffff, + NPC_VXLANGPE_P, NPC_VXLANGPE_P | NPC_VXLANGPE_I, + NPC_VXLANGPE_NP_IP, NPC_VXLANGPE_NP_MASK, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_VXLANGPE, 0xffff, + NPC_VXLANGPE_P, NPC_VXLANGPE_P | NPC_VXLANGPE_I, + NPC_VXLANGPE_NP_IP6, NPC_VXLANGPE_NP_MASK, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_VXLANGPE, 0xffff, + NPC_VXLANGPE_P, NPC_VXLANGPE_P | NPC_VXLANGPE_I, + NPC_VXLANGPE_NP_ETH, NPC_VXLANGPE_NP_MASK, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_VXLANGPE, 0xffff, + NPC_VXLANGPE_P, NPC_VXLANGPE_P | NPC_VXLANGPE_I, + NPC_VXLANGPE_NP_NSH, NPC_VXLANGPE_NP_MASK, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_VXLANGPE, 0xffff, + NPC_VXLANGPE_P, NPC_VXLANGPE_P | NPC_VXLANGPE_I, + NPC_VXLANGPE_NP_MPLS, NPC_VXLANGPE_NP_MASK, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_VXLANGPE, 0xffff, + NPC_VXLANGPE_P, NPC_VXLANGPE_P, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_VXLANGPE, 0xffff, + 0x0000, NPC_VXLANGPE_P, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_GENEVE, 0xffff, + 0x0000, NPC_GENEVE_F_OAM | NPC_GENEVE_F_CRI_OPT, + NPC_ETYPE_TRANS_ETH_BR, 0xffff, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_GENEVE, 0xffff, + NPC_GENEVE_F_OAM, NPC_GENEVE_F_OAM | NPC_GENEVE_F_CRI_OPT, + NPC_ETYPE_TRANS_ETH_BR, 0xffff, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_GENEVE, 0xffff, + NPC_GENEVE_F_CRI_OPT, NPC_GENEVE_F_OAM | NPC_GENEVE_F_CRI_OPT, + NPC_ETYPE_TRANS_ETH_BR, 0xffff, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_GENEVE, 0xffff, + NPC_GENEVE_F_OAM | NPC_GENEVE_F_CRI_OPT, + NPC_GENEVE_F_OAM | NPC_GENEVE_F_CRI_OPT, + NPC_ETYPE_TRANS_ETH_BR, 0xffff, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_GENEVE, 0xffff, + 0x0000, NPC_GENEVE_F_OAM | NPC_GENEVE_F_CRI_OPT, + NPC_ETYPE_IP, 0xffff, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_GENEVE, 0xffff, + NPC_GENEVE_F_OAM, NPC_GENEVE_F_OAM | NPC_GENEVE_F_CRI_OPT, + NPC_ETYPE_IP, 0xffff, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_GENEVE, 0xffff, + NPC_GENEVE_F_CRI_OPT, NPC_GENEVE_F_OAM | NPC_GENEVE_F_CRI_OPT, + NPC_ETYPE_IP, 0xffff, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_GENEVE, 0xffff, + NPC_GENEVE_F_OAM | NPC_GENEVE_F_CRI_OPT, + NPC_GENEVE_F_OAM | NPC_GENEVE_F_CRI_OPT, NPC_ETYPE_IP, 0xffff, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_GENEVE, 0xffff, + 0x0000, NPC_GENEVE_F_OAM | NPC_GENEVE_F_CRI_OPT, + NPC_ETYPE_IP6, 0xffff, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_GENEVE, 0xffff, + NPC_GENEVE_F_OAM, NPC_GENEVE_F_OAM | NPC_GENEVE_F_CRI_OPT, + NPC_ETYPE_IP6, 0xffff, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_GENEVE, 0xffff, + NPC_GENEVE_F_CRI_OPT, + NPC_GENEVE_F_OAM | NPC_GENEVE_F_CRI_OPT, NPC_ETYPE_IP6, 0xffff, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_GENEVE, 0xffff, + NPC_GENEVE_F_OAM | NPC_GENEVE_F_CRI_OPT, + NPC_GENEVE_F_OAM | NPC_GENEVE_F_CRI_OPT, NPC_ETYPE_IP6, 0xffff, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_GTPC, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_GTPU, 0xffff, + NPC_GTP_PT_GTP | NPC_GTP_VER1 | NPC_GTP_MT_G_PDU, + NPC_GTP_PT_MASK | NPC_GTP_VER_MASK | NPC_GTP_MT_MASK, + 0x0000, 0x0000, + }, + { + NPC_S_KPU8_UDP, 0xff, NPC_UDP_PORT_GTPU, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_UDP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_SCTP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_ICMP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_IGMP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_ICMP6, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_ESP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_AH, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_TRANS_ETH_BR, 0xffff, + NPC_GRE_F_KEY, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_TRANS_ETH_BR, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSU, 0xffff, + 0x0000, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSU, 0xffff, + NPC_GRE_F_CSUM, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSU, 0xffff, + NPC_GRE_F_KEY, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSU, 0xffff, + NPC_GRE_F_SEQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSU, 0xffff, + NPC_GRE_F_CSUM | NPC_GRE_F_KEY, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSU, 0xffff, + NPC_GRE_F_CSUM | NPC_GRE_F_SEQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSU, 0xffff, + NPC_GRE_F_KEY | NPC_GRE_F_SEQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSU, 0xffff, + NPC_GRE_F_CSUM | NPC_GRE_F_KEY | NPC_GRE_F_SEQ, + 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSM, 0xffff, + 0x0000, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSM, 0xffff, + NPC_GRE_F_CSUM, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSM, 0xffff, + NPC_GRE_F_KEY, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSM, 0xffff, + NPC_GRE_F_SEQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSM, 0xffff, + NPC_GRE_F_CSUM | NPC_GRE_F_KEY, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSM, 0xffff, + NPC_GRE_F_CSUM | NPC_GRE_F_SEQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSM, 0xffff, + NPC_GRE_F_KEY | NPC_GRE_F_SEQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_MPLSM, 0xffff, + NPC_GRE_F_CSUM | NPC_GRE_F_KEY | NPC_GRE_F_SEQ, + 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_NSH, 0xffff, + 0x0000, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_NSH, 0xffff, + NPC_GRE_F_CSUM, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_NSH, 0xffff, + NPC_GRE_F_KEY, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_NSH, 0xffff, + NPC_GRE_F_SEQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_NSH, 0xffff, + NPC_GRE_F_CSUM | NPC_GRE_F_KEY, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_NSH, 0xffff, + NPC_GRE_F_CSUM | NPC_GRE_F_SEQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_NSH, 0xffff, + NPC_GRE_F_KEY | NPC_GRE_F_SEQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_NSH, 0xffff, + NPC_GRE_F_CSUM | NPC_GRE_F_KEY | NPC_GRE_F_SEQ, + 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP, 0xffff, + 0x0000, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP, 0xffff, + NPC_GRE_F_CSUM, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP, 0xffff, + NPC_GRE_F_KEY, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP, 0xffff, + NPC_GRE_F_SEQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP, 0xffff, + NPC_GRE_F_CSUM | NPC_GRE_F_KEY, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP, 0xffff, + NPC_GRE_F_CSUM | NPC_GRE_F_SEQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP, 0xffff, + NPC_GRE_F_KEY | NPC_GRE_F_SEQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP, 0xffff, + NPC_GRE_F_CSUM | NPC_GRE_F_KEY | NPC_GRE_F_SEQ, + 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP6, 0xffff, + 0x0000, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP6, 0xffff, + NPC_GRE_F_CSUM, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP6, 0xffff, + NPC_GRE_F_KEY, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP6, 0xffff, + NPC_GRE_F_SEQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP6, 0xffff, + NPC_GRE_F_CSUM | NPC_GRE_F_KEY, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP6, 0xffff, + NPC_GRE_F_CSUM | NPC_GRE_F_SEQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP6, 0xffff, + NPC_GRE_F_KEY | NPC_GRE_F_SEQ, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_IP6, 0xffff, + NPC_GRE_F_CSUM | NPC_GRE_F_KEY | NPC_GRE_F_SEQ, + 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, 0x0000, 0xffff, + NPC_GRE_F_ROUTE, 0x4fff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, 0x0000, 0xffff, + 0x0000, 0x4fff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, 0x0000, 0xffff, + 0x0000, 0x0003, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_PPP, 0xffff, + NPC_GRE_F_KEY | NPC_GRE_VER_1, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_PPP, 0xffff, + NPC_GRE_F_KEY | NPC_GRE_F_SEQ | NPC_GRE_VER_1, + 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_PPP, 0xffff, + NPC_GRE_F_KEY | NPC_GRE_F_ACK | NPC_GRE_VER_1, + 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, NPC_ETYPE_PPP, 0xffff, + NPC_GRE_F_KEY | NPC_GRE_F_SEQ | NPC_GRE_F_ACK | NPC_GRE_VER_1, + 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, 0x0000, 0xffff, + 0x2001, 0xef7f, 0x0000, 0x0000, + }, + { + NPC_S_KPU8_GRE, 0xff, 0x0000, 0xffff, + 0x0001, 0x0003, 0x0000, 0x0000, + }, + { + NPC_S_NA, 0X00, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_cam kpu9_cam_entries[] = { + { + NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 0xff, NPC_MPLS_S, NPC_MPLS_S, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 0xff, 0x0000, NPC_MPLS_S, + NPC_MPLS_S, NPC_MPLS_S, 0x0000, 0x0000, + }, + { + NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 0xff, 0x0000, NPC_MPLS_S, + 0x0000, NPC_MPLS_S, NPC_MPLS_S, NPC_MPLS_S, + }, + { + NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 0xff, 0x0000, NPC_MPLS_S, + 0x0000, NPC_MPLS_S, 0x0000, NPC_MPLS_S, + }, + { + NPC_S_KPU9_TU_MPLS, 0xff, NPC_MPLS_S, NPC_MPLS_S, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU9_TU_MPLS, 0xff, 0x0000, NPC_MPLS_S, + NPC_MPLS_S, NPC_MPLS_S, 0x0000, 0x0000, + }, + { + NPC_S_KPU9_TU_MPLS, 0xff, 0x0000, NPC_MPLS_S, + 0x0000, NPC_MPLS_S, NPC_MPLS_S, NPC_MPLS_S, + }, + { + NPC_S_KPU9_TU_MPLS, 0xff, 0x0000, NPC_MPLS_S, + 0x0000, NPC_MPLS_S, 0x0000, NPC_MPLS_S, + }, + { + NPC_S_KPU9_TU_NSH, 0xff, NPC_NSH_NP_IP, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU9_TU_NSH, 0xff, NPC_NSH_NP_IP6, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU9_TU_NSH, 0xff, NPC_NSH_NP_ETH, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU9_TU_NSH, 0xff, NPC_NSH_NP_NSH, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU9_TU_NSH, 0xff, NPC_NSH_NP_MPLS, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_NA, 0X00, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_cam kpu10_cam_entries[] = { + { + NPC_S_KPU10_TU_MPLS, 0xff, NPC_MPLS_S, NPC_MPLS_S, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU10_TU_MPLS, 0xff, NPC_MPLS_S, NPC_MPLS_S, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU10_TU_MPLS, 0xff, NPC_MPLS_S, NPC_MPLS_S, + 0x0000, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU10_TU_MPLS, 0xff, NPC_MPLS_S, NPC_MPLS_S, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU10_TU_MPLS, 0xff, 0x0000, NPC_MPLS_S, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU10_TU_MPLS_PL, 0xff, NPC_IP_VER_4, NPC_IP_VER_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU10_TU_MPLS_PL, 0xff, NPC_IP_VER_6, NPC_IP_VER_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU10_TU_MPLS_PL, 0xff, 0x0000, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU10_TU_MPLS_PL, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU10_TU_NSH, 0xff, NPC_NSH_NP_IP, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU10_TU_NSH, 0xff, NPC_NSH_NP_IP6, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU10_TU_NSH, 0xff, NPC_NSH_NP_ETH, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU10_TU_NSH, 0xff, NPC_NSH_NP_NSH, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU10_TU_NSH, 0xff, NPC_NSH_NP_MPLS, NPC_NSH_NP_MASK, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_NA, 0X00, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_cam kpu11_cam_entries[] = { + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_IP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_IP6, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_ARP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_IP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_IP6, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_CTAG, 0xffff, + NPC_ETYPE_ARP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_CTAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_CTAG, 0xffff, NPC_ETYPE_IP, 0xffff, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_CTAG, 0xffff, NPC_ETYPE_IP6, 0xffff, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_CTAG, 0xffff, NPC_ETYPE_ARP, 0xffff, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_CTAG, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_IP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_IP6, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_SBTAG, 0xffff, + NPC_ETYPE_ARP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_SBTAG, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_QINQ, 0xffff, + NPC_ETYPE_CTAG, 0xffff, NPC_ETYPE_IP, 0xffff, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_QINQ, 0xffff, + NPC_ETYPE_CTAG, 0xffff, NPC_ETYPE_IP6, 0xffff, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_QINQ, 0xffff, + NPC_ETYPE_CTAG, 0xffff, NPC_ETYPE_ARP, 0xffff, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_QINQ, 0xffff, + NPC_ETYPE_CTAG, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_QINQ, 0xffff, + NPC_ETYPE_IP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_QINQ, 0xffff, + NPC_ETYPE_IP6, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_QINQ, 0xffff, + NPC_ETYPE_ARP, 0xffff, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, NPC_ETYPE_QINQ, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_ETHER, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_PPP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_MPLS_IN_NSH, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU11_TU_3RD_NSH, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_NA, 0X00, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_cam kpu12_cam_entries[] = { + { + NPC_S_KPU12_TU_IP, 0xff, NPC_IPNH_TCP, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, NPC_IPNH_UDP, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, NPC_IPNH_SCTP, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, NPC_IPNH_ICMP, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, NPC_IPNH_IGMP, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, NPC_IPNH_ESP, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, NPC_IPNH_AH, 0x00ff, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, 0x0000, 0x0000, + NPC_IP_VER_4 | NPC_IP_HDR_LEN_5, + NPC_IP_VER_MASK | NPC_IP_HDR_LEN_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, NPC_IPNH_TCP, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, NPC_IPNH_UDP, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, NPC_IPNH_SCTP, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, NPC_IPNH_ICMP, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, NPC_IPNH_IGMP, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, NPC_IPNH_ESP, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, NPC_IPNH_AH, 0x00ff, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, 0x0000, 0x0000, + NPC_IP_VER_4, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_ARP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP6, 0xff, NPC_IPNH_TCP << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP6, 0xff, NPC_IPNH_UDP << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP6, 0xff, NPC_IPNH_SCTP << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP6, 0xff, NPC_IPNH_ICMP << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP6, 0xff, NPC_IPNH_ICMP6 << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP6, 0xff, NPC_IPNH_ESP << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP6, 0xff, NPC_IPNH_AH << 8, 0xff00, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP6, 0xff, 0x0000, 0x0000, + NPC_IP_VER_6, NPC_IP_VER_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU12_TU_IP6, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_NA, 0X00, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_cam kpu13_cam_entries[] = { + { + NPC_S_KPU13_TU_IP6_EXT, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_cam kpu14_cam_entries[] = { + { + NPC_S_KPU14_TU_IP6_EXT, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_cam kpu15_cam_entries[] = { + { + NPC_S_KPU15_TU_TCP, 0xff, NPC_TCP_PORT_HTTP, 0xffff, + NPC_TCP_DATA_OFFSET_5, NPC_TCP_DATA_OFFSET_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU15_TU_TCP, 0xff, NPC_TCP_PORT_HTTPS, 0xffff, + NPC_TCP_DATA_OFFSET_5, NPC_TCP_DATA_OFFSET_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU15_TU_TCP, 0xff, NPC_TCP_PORT_PPTP, 0xffff, + NPC_TCP_DATA_OFFSET_5, NPC_TCP_DATA_OFFSET_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU15_TU_TCP, 0xff, 0x0000, 0x0000, + NPC_TCP_DATA_OFFSET_5, NPC_TCP_DATA_OFFSET_MASK, 0x0000, 0x0000, + }, + { + NPC_S_KPU15_TU_TCP, 0xff, NPC_TCP_PORT_HTTP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU15_TU_TCP, 0xff, NPC_TCP_PORT_HTTPS, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU15_TU_TCP, 0xff, NPC_TCP_PORT_PPTP, 0xffff, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU15_TU_TCP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU15_TU_UDP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU15_TU_SCTP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU15_TU_ICMP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU15_TU_IGMP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU15_TU_ICMP6, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU15_TU_ESP, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU15_TU_AH, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_NA, 0X00, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_cam kpu16_cam_entries[] = { + { + NPC_S_KPU16_TCP_DATA, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU16_HTTP_DATA, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU16_HTTPS_DATA, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU16_PPTP_DATA, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, + { + NPC_S_KPU16_UDP_DATA, 0xff, 0x0000, 0x0000, + 0x0000, 0x0000, 0x0000, 0x0000, + }, +}; + +static struct npc_kpu_profile_action kpu1_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU5_IP, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU5_IP6, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 3, 0, NPC_S_KPU5_ARP, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 3, 0, NPC_S_KPU5_RARP, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 3, 0, NPC_S_KPU5_PTP, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 3, 0, NPC_S_KPU5_FCOE, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 0, + 0, 0, NPC_S_KPU2_CTAG, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_ETHER_VLAN, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 20, + 0, 0, NPC_S_KPU2_SBTAG, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_ETHER_VLAN, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 0, + 0, 0, NPC_S_KPU2_QINQ, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_ETHER_VLAN, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 10, 24, + 0, 0, NPC_S_KPU2_ETAG, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_ETHER_ETAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 16, 20, 24, + 0, 0, NPC_S_KPU2_ITAG, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_ETHER_ITAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 2, 0, NPC_S_KPU4_MPLS, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_ETHER_MPLS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 2, 0, NPC_S_KPU4_MPLS, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_ETHER_MPLS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 2, 0, NPC_S_KPU4_NSH, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_ETHER_NSH, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LA, NPC_LT_LA_8023, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LA, NPC_LT_LA_8023, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_ETYPE_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU5_IP, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_PKI, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU5_IP6, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_PKI, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 3, 0, NPC_S_KPU5_ARP, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_PKI, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 3, 0, NPC_S_KPU5_RARP, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_PKI, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 3, 0, NPC_S_KPU5_PTP, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_PKI, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 3, 0, NPC_S_KPU5_FCOE, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_PKI, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 0, + 0, 0, NPC_S_KPU2_CTAG, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_PKI_VLAN, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 20, + 0, 0, NPC_S_KPU2_SBTAG, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_PKI_VLAN, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 0, + 0, 0, NPC_S_KPU2_QINQ, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_PKI_VLAN, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 10, 24, + 0, 0, NPC_S_KPU2_ETAG, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_PKI_ETAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 16, 20, 24, + 0, 0, NPC_S_KPU2_ITAG, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_PKI_ITAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 2, 0, NPC_S_KPU4_MPLS, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_PKI_MPLS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 2, 0, NPC_S_KPU4_MPLS, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_PKI_MPLS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 2, 0, NPC_S_KPU4_NSH, 14, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_PKI_NSH, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LA, NPC_LT_LA_ETHER, NPC_F_ETYPE_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LA, NPC_EC_L2_K1, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LA, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile_action kpu2_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 2, 0, NPC_S_KPU5_IP, 4, 1, + NPC_LID_LB, NPC_LT_LB_CTAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 2, 0, NPC_S_KPU5_IP6, 4, 1, + NPC_LID_LB, NPC_LT_LB_CTAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_ARP, 4, 1, + NPC_LID_LB, NPC_LT_LB_CTAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_RARP, 4, 1, + NPC_LID_LB, NPC_LT_LB_CTAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_PTP, 4, 1, + NPC_LID_LB, NPC_LT_LB_CTAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_FCOE, 4, 1, + NPC_LID_LB, NPC_LT_LB_CTAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 1, 0, NPC_S_KPU4_MPLS, 4, 1, + NPC_LID_LB, NPC_LT_LB_CTAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 1, 0, NPC_S_KPU4_MPLS, 4, 1, + NPC_LID_LB, NPC_LT_LB_CTAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 1, 0, NPC_S_KPU4_NSH, 4, 1, + NPC_LID_LB, NPC_LT_LB_CTAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LB, NPC_LT_LB_CTAG, NPC_F_ETYPE_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 2, 0, NPC_S_KPU5_IP, 8, 1, + NPC_LID_LB, NPC_LT_LB_STAG, NPC_F_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 2, 0, NPC_S_KPU5_IP6, 8, 1, + NPC_LID_LB, NPC_LT_LB_STAG, NPC_F_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_ARP, 8, 1, + NPC_LID_LB, NPC_LT_LB_STAG, NPC_F_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_RARP, 8, 1, + NPC_LID_LB, NPC_LT_LB_STAG, NPC_F_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_PTP, 8, 1, + NPC_LID_LB, NPC_LT_LB_STAG, NPC_F_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_FCOE, 8, 1, + NPC_LID_LB, NPC_LT_LB_STAG, NPC_F_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 1, 0, NPC_S_KPU4_MPLS, 8, 1, + NPC_LID_LB, NPC_LT_LB_STAG, NPC_F_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 1, 0, NPC_S_KPU4_MPLS, 8, 1, + NPC_LID_LB, NPC_LT_LB_STAG, NPC_F_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 1, 0, NPC_S_KPU4_NSH, 8, 1, + NPC_LID_LB, NPC_LT_LB_STAG, NPC_F_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LB, NPC_LT_LB_STAG, NPC_F_STAG_CTAG_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 0, + 0, 0, NPC_S_KPU3_CTAG, 8, 1, + NPC_LID_LB, NPC_LT_LB_STAG, NPC_F_STAG_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 0, + 0, 0, NPC_S_KPU3_STAG, 8, 1, + NPC_LID_LB, NPC_LT_LB_STAG, NPC_F_STAG_STAG_STAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 2, 0, NPC_S_KPU5_IP, 22, 1, + NPC_LID_LB, NPC_LT_LB_BTAG, NPC_F_BTAG_ITAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 2, 0, NPC_S_KPU5_IP6, 22, 1, + NPC_LID_LB, NPC_LT_LB_BTAG, NPC_F_BTAG_ITAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_ARP, 22, 1, + NPC_LID_LB, NPC_LT_LB_BTAG, NPC_F_BTAG_ITAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_RARP, 22, 1, + NPC_LID_LB, NPC_LT_LB_BTAG, NPC_F_BTAG_ITAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_PTP, 22, 1, + NPC_LID_LB, NPC_LT_LB_BTAG, NPC_F_BTAG_ITAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_FCOE, 22, 1, + NPC_LID_LB, NPC_LT_LB_BTAG, NPC_F_BTAG_ITAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 1, 0, NPC_S_KPU4_MPLS, 22, 1, + NPC_LID_LB, NPC_LT_LB_BTAG, NPC_F_BTAG_ITAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 1, 0, NPC_S_KPU4_MPLS, 22, 1, + NPC_LID_LB, NPC_LT_LB_BTAG, NPC_F_BTAG_ITAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 1, 0, NPC_S_KPU4_NSH, 22, 1, + NPC_LID_LB, NPC_LT_LB_BTAG, NPC_F_BTAG_ITAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU3_STAG, 22, 1, + NPC_LID_LB, NPC_LT_LB_BTAG, NPC_F_BTAG_ITAG_STAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU3_CTAG, 22, 1, + NPC_LID_LB, NPC_LT_LB_BTAG, NPC_F_BTAG_ITAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LB, NPC_LT_LB_BTAG, NPC_F_BTAG_ITAG_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 2, 0, NPC_S_KPU5_IP, 4, 1, + NPC_LID_LB, NPC_LT_LB_STAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 2, 0, NPC_S_KPU5_IP6, 4, 1, + NPC_LID_LB, NPC_LT_LB_STAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_ARP, 4, 1, + NPC_LID_LB, NPC_LT_LB_STAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_RARP, 4, 1, + NPC_LID_LB, NPC_LT_LB_STAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_PTP, 4, 1, + NPC_LID_LB, NPC_LT_LB_STAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_FCOE, 4, 1, + NPC_LID_LB, NPC_LT_LB_STAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 1, 0, NPC_S_KPU4_MPLS, 4, 1, + NPC_LID_LB, NPC_LT_LB_STAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 1, 0, NPC_S_KPU4_MPLS, 4, 1, + NPC_LID_LB, NPC_LT_LB_STAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 1, 0, NPC_S_KPU4_NSH, 4, 1, + NPC_LID_LB, NPC_LT_LB_STAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LB, NPC_LT_LB_STAG, NPC_F_ETYPE_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 2, 0, NPC_S_KPU5_IP, 8, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, NPC_F_QINQ_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 2, 0, NPC_S_KPU5_IP6, 8, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, NPC_F_QINQ_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_ARP, 8, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, NPC_F_QINQ_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_RARP, 8, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, NPC_F_QINQ_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_PTP, 8, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, NPC_F_QINQ_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_FCOE, 8, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, NPC_F_QINQ_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 1, 0, NPC_S_KPU4_MPLS, 8, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, NPC_F_QINQ_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 1, 0, NPC_S_KPU4_MPLS, 8, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, NPC_F_QINQ_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 1, 0, NPC_S_KPU4_NSH, 8, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, NPC_F_QINQ_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, NPC_F_QINQ_CTAG_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 0, + 0, 0, NPC_S_KPU3_CTAG, 8, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, NPC_F_QINQ_QINQ_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 0, + 0, 0, NPC_S_KPU3_QINQ, 8, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, NPC_F_QINQ_QINQ_QINQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 2, 0, NPC_S_KPU5_IP, 4, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 2, 0, NPC_S_KPU5_IP6, 4, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_ARP, 4, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_RARP, 4, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_PTP, 4, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_FCOE, 4, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 1, 0, NPC_S_KPU4_MPLS, 4, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 1, 0, NPC_S_KPU4_MPLS, 4, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 1, 0, NPC_S_KPU4_NSH, 4, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LB, NPC_LT_LB_QINQ, NPC_F_ETYPE_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 2, 0, NPC_S_KPU5_IP, 8, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 2, 0, NPC_S_KPU5_IP6, 8, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_ARP, 8, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_RARP, 8, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_PTP, 8, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_FCOE, 8, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 1, 0, NPC_S_KPU4_MPLS, 8, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, 1, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 1, 0, NPC_S_KPU4_MPLS, 8, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, 2, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 1, 0, NPC_S_KPU4_NSH, 8, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, 2, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU3_CTAG, 8, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, NPC_F_ETAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 16, 20, 24, + 0, 0, NPC_S_KPU3_ITAG, 12, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, NPC_F_ETAG_BTAG_ITAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 0, + 0, 0, NPC_S_KPU3_STAG, 8, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, NPC_F_ETAG_STAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 0, + 0, 0, NPC_S_KPU3_QINQ, 8, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, NPC_F_ETAG_QINQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 2, 0, NPC_S_KPU5_IP, 26, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, NPC_F_ETAG_ITAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 2, 0, NPC_S_KPU5_IP6, 26, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, NPC_F_ETAG_ITAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_ARP, 26, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, NPC_F_ETAG_ITAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU3_STAG, 26, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, NPC_F_ETAG_ITAG_STAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU3_CTAG, 26, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, NPC_F_ETAG_ITAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, NPC_F_ETAG_ITAG_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LB, NPC_LT_LB_ETAG, NPC_F_ETYPE_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 2, 0, NPC_S_KPU5_IP, 18, 1, + NPC_LID_LB, NPC_LT_LB_ITAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 2, 0, NPC_S_KPU5_IP6, 18, 1, + NPC_LID_LB, NPC_LT_LB_ITAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_ARP, 18, 1, + NPC_LID_LB, NPC_LT_LB_ITAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_RARP, 18, 1, + NPC_LID_LB, NPC_LT_LB_ITAG, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 2, 0, NPC_S_KPU5_IP, 26, 1, + NPC_LID_LB, NPC_LT_LB_ITAG, NPC_F_ITAG_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 2, 0, NPC_S_KPU5_IP6, 26, 1, + NPC_LID_LB, NPC_LT_LB_ITAG, NPC_F_ITAG_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_ARP, 26, 1, + NPC_LID_LB, NPC_LT_LB_ITAG, NPC_F_ITAG_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_K3_ETYPE_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 2, 0, NPC_S_KPU5_IP, 22, 1, + NPC_LID_LB, NPC_LT_LB_ITAG, NPC_F_ITAG_STAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 2, 0, NPC_S_KPU5_IP6, 22, 1, + NPC_LID_LB, NPC_LT_LB_ITAG, NPC_F_ITAG_STAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_ARP, 22, 1, + NPC_LID_LB, NPC_LT_LB_ITAG, NPC_F_ITAG_STAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_K3_ETYPE_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 2, 0, NPC_S_KPU5_IP, 22, 1, + NPC_LID_LB, NPC_LT_LB_ITAG, NPC_F_ITAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 2, 0, NPC_S_KPU5_IP6, 22, 1, + NPC_LID_LB, NPC_LT_LB_ITAG, NPC_F_ITAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_ARP, 22, 1, + NPC_LID_LB, NPC_LT_LB_ITAG, NPC_F_ITAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_K3_ETYPE_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_K3_ETYPE_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_K3, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile_action kpu3_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 1, 0, NPC_S_KPU5_IP, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 1, 0, NPC_S_KPU5_IP6, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_ARP, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_RARP, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_PTP, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_FCOE, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU4_MPLS, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU4_MPLS, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU4_NSH, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_K3_ETYPE_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 1, 0, NPC_S_KPU5_IP, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 1, 0, NPC_S_KPU5_IP6, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_ARP, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_RARP, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_PTP, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_FCOE, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU4_MPLS, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU4_MPLS, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU4_NSH, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 1, 0, NPC_S_KPU5_IP, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 1, 0, NPC_S_KPU5_IP6, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_ARP, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_RARP, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU4_MPLS, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU4_MPLS, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU4_NSH, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_K3_ETYPE_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 1, 0, NPC_S_KPU5_IP, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 1, 0, NPC_S_KPU5_IP6, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_ARP, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_RARP, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_PTP, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_FCOE, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU4_MPLS, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU4_MPLS, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU4_NSH, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 1, 0, NPC_S_KPU5_IP, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 1, 0, NPC_S_KPU5_IP6, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_ARP, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_RARP, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_PTP, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_FCOE, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU4_MPLS, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU4_MPLS, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU4_NSH, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_K3_ETYPE_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 2, 0, NPC_S_KPU5_IP, 18, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 2, 0, NPC_S_KPU5_IP6, 18, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_ARP, 18, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU5_RARP, 18, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 1, 0, NPC_S_KPU5_IP, 26, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 1, 0, NPC_S_KPU5_IP6, 26, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_ARP, 26, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 1, 0, NPC_S_KPU5_IP, 22, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 1, 0, NPC_S_KPU5_IP6, 22, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_ARP, 22, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_K3_ETYPE_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_K3_ETYPE_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 1, 0, NPC_S_KPU5_IP, 22, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 1, 0, NPC_S_KPU5_IP6, 22, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU5_ARP, 22, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_K3_ETYPE_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_K3_ETYPE_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_K3, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile_action kpu4_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU5_MPLS_PL, 4, 1, + NPC_LID_LC, NPC_LT_LC_MPLS, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU5_MPLS_PL, 8, 1, + NPC_LID_LC, NPC_LT_LC_MPLS, NPC_F_MPLS_2_LABELS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU5_MPLS_PL, 12, 1, + NPC_LID_LC, NPC_LT_LC_MPLS, NPC_F_MPLS_3_LABELS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 4, 0, + 0, 0, NPC_S_KPU5_MPLS, 12, 1, + NPC_LID_LC, NPC_LT_LC_MPLS, NPC_F_MPLS_4_LABELS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 7, 0, NPC_S_KPU12_TU_IP, 0, 1, + NPC_LID_LC, NPC_LT_LC_NSH, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 7, 0, NPC_S_KPU12_TU_IP6, 0, 1, + NPC_LID_LC, NPC_LT_LC_NSH, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 6, 0, NPC_S_KPU11_TU_ETHER, 0, 1, + NPC_LID_LC, NPC_LT_LC_NSH, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU5_NSH, 0, 1, + NPC_LID_LC, NPC_LT_LC_NSH, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 4, 0, NPC_S_KPU9_TU_MPLS, 0, 1, + NPC_LID_LC, NPC_LT_LC_NSH, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_K4, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LC, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile_action kpu5_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 12, 0, + 2, 0, NPC_S_KPU8_TCP, 20, 1, + NPC_LID_LC, NPC_LT_LC_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 8, 10, + 2, 0, NPC_S_KPU8_UDP, 20, 1, + NPC_LID_LC, NPC_LT_LC_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU8_SCTP, 20, 1, + NPC_LID_LC, NPC_LT_LC_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU8_ICMP, 20, 1, + NPC_LID_LC, NPC_LT_LC_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU8_IGMP, 20, 1, + NPC_LID_LC, NPC_LT_LC_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU8_ESP, 20, 1, + NPC_LID_LC, NPC_LT_LC_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU8_AH, 20, 1, + NPC_LID_LC, NPC_LT_LC_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 2, 0, NPC_S_KPU8_GRE, 20, 1, + NPC_LID_LC, NPC_LT_LC_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 6, 0, NPC_S_KPU12_TU_IP, 20, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_IP_IN_IP, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 6, 0, NPC_S_KPU12_TU_IP6, 20, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_6TO4, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 3, 0, NPC_S_KPU9_TU_MPLS, 20, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_MPLS_IN_IP, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_UNK_PROTO, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 12, 0, + 2, 0, NPC_S_KPU8_TCP, 0, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 8, 10, + 2, 0, NPC_S_KPU8_UDP, 0, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU8_SCTP, 0, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU8_ICMP, 0, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU8_IGMP, 0, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU8_ESP, 0, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU8_AH, 0, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 2, 0, NPC_S_KPU8_GRE, 0, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 6, 0, NPC_S_KPU12_TU_IP, 0, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_IP_IN_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 6, 0, NPC_S_KPU12_TU_IP6, 0, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_6TO4_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 3, 0, NPC_S_KPU9_TU_MPLS, 20, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_MPLS_IN_IP_HAS_OPTIONS, + 0, 0xf, 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LC, NPC_LT_LC_IP, NPC_F_IP_UNK_PROTO_HAS_OPTIONS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LC, NPC_EC_IP_VER, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LC, NPC_LT_LC_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LC, NPC_LT_LC_ARP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LC, NPC_LT_LC_RARP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LC, NPC_LT_LC_PTP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LC, NPC_LT_LC_FCOE, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 12, 0, + 2, 0, NPC_S_KPU8_TCP, 40, 1, + NPC_LID_LC, NPC_LT_LC_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 8, 10, + 2, 0, NPC_S_KPU8_UDP, 40, 1, + NPC_LID_LC, NPC_LT_LC_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU8_SCTP, 40, 1, + NPC_LID_LC, NPC_LT_LC_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU8_ICMP, 40, 1, + NPC_LID_LC, NPC_LT_LC_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU8_ICMP6, 40, 1, + NPC_LID_LC, NPC_LT_LC_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU8_ESP, 40, 1, + NPC_LID_LC, NPC_LT_LC_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU8_AH, 40, 1, + NPC_LID_LC, NPC_LT_LC_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU8_GRE, 40, 1, + NPC_LID_LC, NPC_LT_LC_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 6, 0, NPC_S_KPU12_TU_IP6, 40, 1, + NPC_LID_LC, NPC_LT_LC_IP6, NPC_F_IP6_TUN_IP6, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 3, 0, NPC_S_KPU9_TU_MPLS, 40, 1, + NPC_LID_LC, NPC_LT_LC_IP6, NPC_F_IP6_MPLS_IN_IP, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU6_IP6_EXT, 0, 1, + NPC_LID_LC, NPC_LT_LC_IP6, NPC_F_IP6_HAS_EXT, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LC, NPC_EC_IP6_VER, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LC, NPC_LT_LC_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 6, 0, NPC_S_KPU12_TU_IP, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 6, 0, NPC_S_KPU12_TU_IP6, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 5, 0, NPC_S_KPU11_TU_ETHER, 8, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 5, 0, NPC_S_KPU11_TU_ETHER, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_MPLS_2MANY, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 6, 0, NPC_S_KPU12_TU_IP, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 6, 0, NPC_S_KPU12_TU_IP6, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 5, 0, NPC_S_KPU11_TU_ETHER, 4, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 5, 0, NPC_S_KPU11_TU_ETHER, 0, 0, + NPC_LID_LB, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 6, 0, NPC_S_KPU12_TU_IP, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 6, 0, NPC_S_KPU12_TU_IP6, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 5, 0, NPC_S_KPU11_TU_ETHER, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 5, 0, NPC_S_KPU11_TU_3RD_NSH, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 3, 0, NPC_S_KPU9_TU_MPLS, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_LC, NPC_EC_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LC, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile_action kpu6_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LC, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile_action kpu7_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LC, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile_action kpu8_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 7, 0, NPC_S_KPU16_HTTP_DATA, 20, 1, + NPC_LID_LD, NPC_LT_LD_TCP, NPC_F_TCP_HTTP, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 7, 0, NPC_S_KPU16_HTTPS_DATA, 20, 1, + NPC_LID_LD, NPC_LT_LD_TCP, NPC_F_TCP_HTTPS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 7, 0, NPC_S_KPU16_PPTP_DATA, 20, 1, + NPC_LID_LD, NPC_LT_LD_TCP, NPC_F_TCP_PPTP, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 7, 0, NPC_S_KPU16_TCP_DATA, 20, 1, + NPC_LID_LD, NPC_LT_LD_TCP, NPC_F_TCP_UNK_PORT, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 7, 0, NPC_S_KPU16_HTTP_DATA, 0, 1, + NPC_LID_LD, NPC_LT_LD_TCP, NPC_F_TCP_HTTP_HAS_OPTIONS, + 12, 0xf0, 1, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 7, 0, NPC_S_KPU16_HTTPS_DATA, 0, 1, + NPC_LID_LD, NPC_LT_LD_TCP, NPC_F_TCP_HTTPS_HAS_OPTIONS, + 12, 0xf0, 1, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 7, 0, NPC_S_KPU16_PPTP_DATA, 0, 1, + NPC_LID_LD, NPC_LT_LD_TCP, NPC_F_TCP_PPTP_HAS_OPTIONS, + 12, 0xf0, 1, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 7, 0, NPC_S_KPU16_TCP_DATA, 0, 1, + NPC_LID_LD, NPC_LT_LD_TCP, NPC_F_TCP_UNK_PORT_HAS_OPTIONS, + 12, 0xf0, 1, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 2, 0, NPC_S_KPU11_TU_ETHER, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_VXLAN, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 2, 0, NPC_S_KPU11_TU_ETHER, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_VXLAN_NOVNI, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LD, NPC_EC_VXLAN, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_VXLANGPE, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP6, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_VXLANGPE, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 2, 0, NPC_S_KPU11_TU_ETHER, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_VXLANGPE, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU9_TU_NSH, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_VXLANGPE_NSH, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_VXLANGPE_MPLS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_VXLANGPE_NOVNI, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP6, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_VXLANGPE_NOVNI, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 2, 0, NPC_S_KPU11_TU_ETHER, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_VXLANGPE_NOVNI, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU9_TU_NSH, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_VXLANGPE_NOVNI_NSH, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_VXLANGPE_NOVNI_MPLS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_VXLANGPE_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_VXLANGPE_NONP, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 2, 0, NPC_S_KPU11_TU_ETHER, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_GENEVE, 8, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 2, 0, NPC_S_KPU11_TU_ETHER, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_GENEVE_OAM, 8, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 2, 0, NPC_S_KPU11_TU_ETHER, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_GENEVE_CRI_OPT, 8, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 2, 0, NPC_S_KPU11_TU_ETHER, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_GENEVE_OAM_CRI_OPT, + 8, 0x3f, 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_GENEVE, 8, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_GENEVE_OAM, + 8, 0x3f, 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_GENEVE_CRI_OPT, + 8, 0x3f, 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_GENEVE_OAM_CRI_OPT, + 8, 0x3f, 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP6, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_GENEVE, 8, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP6, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_GENEVE_OAM, 8, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP6, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_GENEVE_CRI_OPT, + 8, 0x3f, 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP6, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_GENEVE_OAM_CRI_OPT, + 8, 0x3f, 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_GTP_GTPC, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP, 16, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_GTP_GTPU_G_PDU, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_GTP_GTPU_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 7, 0, NPC_S_KPU16_UDP_DATA, 8, 1, + NPC_LID_LD, NPC_LT_LD_UDP, NPC_F_UDP_UNK_PORT, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LD, NPC_LT_LD_SCTP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LD, NPC_LT_LD_ICMP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LD, NPC_LT_LD_IGMP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LD, NPC_LT_LD_ICMP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LD, NPC_LT_LD_ESP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LD, NPC_LT_LD_AH, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 2, 0, NPC_S_KPU11_TU_ETHER, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_NVGRE, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LD, NPC_EC_NVGRE, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 4, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, NPC_F_GRE_HAS_CSUM, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, NPC_F_GRE_HAS_KEY, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, NPC_F_GRE_HAS_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, NPC_F_GRE_HAS_CSUM_KEY, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, NPC_F_GRE_HAS_CSUM_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, NPC_F_GRE_HAS_KEY_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 16, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, NPC_F_GRE_HAS_CSUM_KEY_SEQ, + 0, 0, 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 4, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, NPC_F_GRE_HAS_CSUM, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, NPC_F_GRE_HAS_KEY, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, NPC_F_GRE_HAS_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, NPC_F_GRE_HAS_CSUM_KEY, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, NPC_F_GRE_HAS_CSUM_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, NPC_F_GRE_HAS_KEY_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 6, 10, + 0, 0, NPC_S_KPU9_TU_MPLS_IN_GRE_VXLAN, 16, 1, + NPC_LID_LD, NPC_LT_LD_GRE_MPLS, NPC_F_GRE_HAS_CSUM_KEY_SEQ, + 0, 0, 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU9_TU_NSH, 4, 1, + NPC_LID_LD, NPC_LT_LD_GRE_NSH, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU9_TU_NSH, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE_NSH, NPC_F_GRE_HAS_CSUM, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU9_TU_NSH, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE_NSH, NPC_F_GRE_HAS_KEY, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU9_TU_NSH, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE_NSH, NPC_F_GRE_HAS_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU9_TU_NSH, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE_NSH, NPC_F_GRE_HAS_CSUM_KEY, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU9_TU_NSH, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE_NSH, NPC_F_GRE_HAS_CSUM_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU9_TU_NSH, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE_NSH, NPC_F_GRE_HAS_KEY_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU9_TU_NSH, 16, 1, + NPC_LID_LD, NPC_LT_LD_GRE_NSH, NPC_F_GRE_HAS_CSUM_KEY_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP, 4, 1, + NPC_LID_LD, NPC_LT_LD_GRE, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_HAS_CSUM, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_HAS_KEY, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_HAS_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_HAS_CSUM_KEY, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_HAS_CSUM_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_HAS_KEY_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP, 16, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_HAS_CSUM_KEY_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP6, 4, 1, + NPC_LID_LD, NPC_LT_LD_GRE, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP6, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_HAS_CSUM, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP6, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_HAS_KEY, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP6, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_HAS_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP6, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_HAS_CSUM_KEY, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP6, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_HAS_CSUM_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP6, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_HAS_KEY_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 3, 0, NPC_S_KPU12_TU_IP6, 16, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_HAS_CSUM_KEY_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_HAS_ROUTE, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_UNK_PROTO, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LD, NPC_EC_GRE, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU11_TU_PPP, 8, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_VER1, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU11_TU_PPP, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_VER1_HAS_SEQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU11_TU_PPP, 12, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_VER1_HAS_ACK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU11_TU_PPP, 16, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_VER1_HAS_SEQ_ACK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LD, NPC_LT_LD_GRE, NPC_F_GRE_VER1_UNK_PROTO, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LD, NPC_EC_GRE_VER1, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LD, NPC_EC_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile_action kpu9_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU10_TU_MPLS_PL, 4, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU10_TU_MPLS_PL, 8, 0, + NPC_LID_LD, NPC_LT_NA, NPC_F_MPLS_2_LABELS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU10_TU_MPLS_PL, 12, 0, + NPC_LID_LD, NPC_LT_NA, NPC_F_MPLS_3_LABELS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 4, 0, + 0, 0, NPC_S_KPU10_TU_MPLS, 12, 0, + NPC_LID_LD, NPC_LT_NA, NPC_F_MPLS_4_LABELS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU10_TU_MPLS_PL, 4, 1, + NPC_LID_LD, NPC_LT_LD_TU_MPLS, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU10_TU_MPLS_PL, 8, 1, + NPC_LID_LD, NPC_LT_LD_TU_MPLS, NPC_F_MPLS_2_LABELS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU10_TU_MPLS_PL, 12, 1, + NPC_LID_LD, NPC_LT_LD_TU_MPLS, NPC_F_MPLS_3_LABELS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 4, 0, + 0, 0, NPC_S_KPU10_TU_MPLS, 12, 1, + NPC_LID_LD, NPC_LT_LD_TU_MPLS, NPC_F_MPLS_4_LABELS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 2, 0, NPC_S_KPU12_TU_IP, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 2, 0, NPC_S_KPU12_TU_IP6, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 1, 0, NPC_S_KPU11_TU_ETHER, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU10_TU_NSH, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 1, 0, NPC_S_KPU11_TU_MPLS_IN_NSH, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_LE, NPC_EC_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile_action kpu10_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 1, 0, NPC_S_KPU12_TU_IP, 4, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 1, 0, NPC_S_KPU12_TU_IP6, 4, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 0, 0, NPC_S_KPU11_TU_ETHER, 8, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 0, 0, NPC_S_KPU11_TU_ETHER, 4, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LB, NPC_EC_L2_MPLS_2MANY, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 1, 0, NPC_S_KPU12_TU_IP, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 1, 0, NPC_S_KPU12_TU_IP6, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 0, 0, NPC_S_KPU11_TU_ETHER, 4, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 0, 0, NPC_S_KPU11_TU_ETHER, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 1, 0, NPC_S_KPU12_TU_IP, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 1, 0, NPC_S_KPU12_TU_IP6, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 12, 16, 20, + 0, 0, NPC_S_KPU11_TU_ETHER, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU11_TU_3RD_NSH, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU11_TU_MPLS_IN_NSH, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 1, 0x3f, + 0, 2, + }, + { + NPC_ERRLEV_LE, NPC_EC_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LD, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile_action kpu11_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 0, 0, NPC_S_KPU12_TU_IP, 14, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 0, 0, NPC_S_KPU12_TU_IP6, 14, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU12_TU_ARP, 14, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 0, 0, NPC_S_KPU12_TU_IP, 18, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 0, 0, NPC_S_KPU12_TU_IP6, 18, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU12_TU_ARP, 18, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_CTAG_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 0, 0, NPC_S_KPU12_TU_IP, 22, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 0, 0, NPC_S_KPU12_TU_IP6, 22, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU12_TU_ARP, 22, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_STAG_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, + NPC_F_TU_ETHER_STAG_CTAG_UNK, 0, 0, 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 0, 0, NPC_S_KPU12_TU_IP, 18, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_STAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 0, 0, NPC_S_KPU12_TU_IP6, 18, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_STAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU12_TU_ARP, 18, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_STAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_STAG_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 0, 0, NPC_S_KPU12_TU_IP, 22, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_QINQ_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 0, 0, NPC_S_KPU12_TU_IP6, 22, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_QINQ_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU12_TU_ARP, 22, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_QINQ_CTAG, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, + NPC_F_TU_ETHER_QINQ_CTAG_UNK, 0, 0, 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 8, 0, 0, + 0, 0, NPC_S_KPU12_TU_IP, 18, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_QINQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 6, 0, 0, + 0, 0, NPC_S_KPU12_TU_IP6, 18, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_QINQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU12_TU_ARP, 18, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_QINQ, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_QINQ_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LE, NPC_LT_LE_TU_ETHER, NPC_F_TU_ETHER_UNK, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LE, NPC_LT_LE_TU_PPP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LE, NPC_LT_LE_TU_MPLS_IN_NSH, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LE, NPC_LT_LE_TU_3RD_NSH, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LE, NPC_EC_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LE, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile_action kpu12_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 12, 0, + 2, 0, NPC_S_KPU15_TU_TCP, 20, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 2, 0, NPC_S_KPU15_TU_UDP, 20, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU15_TU_SCTP, 20, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU15_TU_ICMP, 20, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU15_TU_IGMP, 20, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU15_TU_ESP, 20, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU15_TU_AH, 20, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, NPC_F_IP_UNK_PROTO, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 12, 0, + 2, 0, NPC_S_KPU15_TU_TCP, 0, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, NPC_F_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 2, 0, NPC_S_KPU15_TU_UDP, 0, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, NPC_F_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU15_TU_SCTP, 0, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, NPC_F_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU15_TU_ICMP, 0, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, NPC_F_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU15_TU_IGMP, 0, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, NPC_F_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU15_TU_ESP, 0, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, NPC_F_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU15_TU_AH, 0, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, NPC_F_IP_HAS_OPTIONS, 0, 0xf, + 0, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, + NPC_F_IP_UNK_PROTO_HAS_OPTIONS, 0, 0, 0, 0, + }, + { + NPC_ERRLEV_LF, NPC_EC_IP_VER, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LF, NPC_LT_LF_TU_ARP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 12, 0, + 2, 0, NPC_S_KPU15_TU_TCP, 40, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 2, 0, NPC_S_KPU15_TU_UDP, 40, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU15_TU_SCTP, 40, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU15_TU_ICMP, 40, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU15_TU_ICMP6, 40, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU15_TU_ESP, 40, 1, + NPC_LID_LC, NPC_LT_LF_TU_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 2, 0, NPC_S_KPU15_TU_AH, 40, 1, + NPC_LID_LC, NPC_LT_LF_TU_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 2, 0, 0, + 0, 0, NPC_S_KPU13_TU_IP6_EXT, 0, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP6, NPC_F_IP6_HAS_EXT, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LF, NPC_EC_IP6_VER, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LF, NPC_LT_LF_TU_IP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LF, NPC_EC_UNK, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LF, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile_action kpu13_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LC, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile_action kpu14_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LC, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile_action kpu15_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU16_HTTP_DATA, 20, 1, + NPC_LID_LG, NPC_LT_LG_TU_TCP, NPC_F_TCP_HTTP, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU16_HTTPS_DATA, 20, 1, + NPC_LID_LG, NPC_LT_LG_TU_TCP, NPC_F_TCP_HTTPS, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU16_PPTP_DATA, 20, 1, + NPC_LID_LD, NPC_LT_LG_TU_TCP, NPC_F_TCP_PPTP, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU16_TCP_DATA, 20, 1, + NPC_LID_LG, NPC_LT_LG_TU_TCP, NPC_F_TCP_UNK_PORT, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU16_HTTP_DATA, 0, 1, + NPC_LID_LG, NPC_LT_LG_TU_TCP, NPC_F_TCP_HTTP_HAS_OPTIONS, + 12, 0xf0, 1, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU16_HTTPS_DATA, 0, 1, + NPC_LID_LG, NPC_LT_LG_TU_TCP, NPC_F_TCP_HTTPS_HAS_OPTIONS, + 12, 0xf0, 1, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU16_PPTP_DATA, 0, 1, + NPC_LID_LG, NPC_LT_LG_TU_TCP, NPC_F_TCP_PPTP_HAS_OPTIONS, + 12, 0xf0, 1, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU16_TCP_DATA, 0, 1, + NPC_LID_LG, NPC_LT_LG_TU_TCP, NPC_F_TCP_UNK_PORT_HAS_OPTIONS, + 12, 0xf0, 1, 2, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 0, NPC_S_KPU16_UDP_DATA, 8, 1, + NPC_LID_LG, NPC_LT_LG_TU_UDP, NPC_F_UDP_UNK_PORT, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LG, NPC_LT_LG_TU_SCTP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LG, NPC_LT_LG_TU_ICMP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LG, NPC_LT_LG_TU_IGMP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LG, NPC_LT_LG_TU_ICMP6, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LG, NPC_LT_LG_TU_ESP, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LG, NPC_LT_LG_TU_AH, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_LG, NPC_EC_L4, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 0, + NPC_LID_LG, NPC_LT_NA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile_action kpu16_action_entries[] = { + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LH, NPC_LT_LH_TCP_DATA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LH, NPC_LT_LH_HTTP_DATA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LH, NPC_LT_LH_HTTPS_DATA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LH, NPC_LT_LH_PPTP_DATA, 0, 0, 0, + 0, 0, + }, + { + NPC_ERRLEV_RE, NPC_EC_NOERR, 0, 0, 0, + 0, 1, NPC_S_NA, 0, 1, + NPC_LID_LH, NPC_LT_LH_UDP_DATA, 0, 0, 0, + 0, 0, + }, +}; + +static struct npc_kpu_profile npc_kpu_profiles[] = { + { + ARRAY_SIZE(kpu1_cam_entries), + ARRAY_SIZE(kpu1_action_entries), + &kpu1_cam_entries[0], + &kpu1_action_entries[0], + }, + { + ARRAY_SIZE(kpu2_cam_entries), + ARRAY_SIZE(kpu2_action_entries), + &kpu2_cam_entries[0], + &kpu2_action_entries[0], + }, + { + ARRAY_SIZE(kpu3_cam_entries), + ARRAY_SIZE(kpu3_action_entries), + &kpu3_cam_entries[0], + &kpu3_action_entries[0], + }, + { + ARRAY_SIZE(kpu4_cam_entries), + ARRAY_SIZE(kpu4_action_entries), + &kpu4_cam_entries[0], + &kpu4_action_entries[0], + }, + { + ARRAY_SIZE(kpu5_cam_entries), + ARRAY_SIZE(kpu5_action_entries), + &kpu5_cam_entries[0], + &kpu5_action_entries[0], + }, + { + ARRAY_SIZE(kpu6_cam_entries), + ARRAY_SIZE(kpu6_action_entries), + &kpu6_cam_entries[0], + &kpu6_action_entries[0], + }, + { + ARRAY_SIZE(kpu7_cam_entries), + ARRAY_SIZE(kpu7_action_entries), + &kpu7_cam_entries[0], + &kpu7_action_entries[0], + }, + { + ARRAY_SIZE(kpu8_cam_entries), + ARRAY_SIZE(kpu8_action_entries), + &kpu8_cam_entries[0], + &kpu8_action_entries[0], + }, + { + ARRAY_SIZE(kpu9_cam_entries), + ARRAY_SIZE(kpu9_action_entries), + &kpu9_cam_entries[0], + &kpu9_action_entries[0], + }, + { + ARRAY_SIZE(kpu10_cam_entries), + ARRAY_SIZE(kpu10_action_entries), + &kpu10_cam_entries[0], + &kpu10_action_entries[0], + }, + { + ARRAY_SIZE(kpu11_cam_entries), + ARRAY_SIZE(kpu11_action_entries), + &kpu11_cam_entries[0], + &kpu11_action_entries[0], + }, + { + ARRAY_SIZE(kpu12_cam_entries), + ARRAY_SIZE(kpu12_action_entries), + &kpu12_cam_entries[0], + &kpu12_action_entries[0], + }, + { + ARRAY_SIZE(kpu13_cam_entries), + ARRAY_SIZE(kpu13_action_entries), + &kpu13_cam_entries[0], + &kpu13_action_entries[0], + }, + { + ARRAY_SIZE(kpu14_cam_entries), + ARRAY_SIZE(kpu14_action_entries), + &kpu14_cam_entries[0], + &kpu14_action_entries[0], + }, + { + ARRAY_SIZE(kpu15_cam_entries), + ARRAY_SIZE(kpu15_action_entries), + &kpu15_cam_entries[0], + &kpu15_action_entries[0], + }, + { + ARRAY_SIZE(kpu16_cam_entries), + ARRAY_SIZE(kpu16_action_entries), + &kpu16_cam_entries[0], + &kpu16_action_entries[0], + }, +}; + +#endif /* NPC_PROFILE_H */ -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* [PATCH v2 05/17] octeontx2-af: Config NPC KPU engines with parser profile 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri ` (3 preceding siblings ...) 2018-10-22 17:55 ` [PATCH v2 04/17] octeontx2-af: Add NPC KPU profile sunil.kovvuri @ 2018-10-22 17:55 ` sunil.kovvuri 2018-10-26 12:07 ` Arnd Bergmann 2018-10-22 17:55 ` [PATCH v2 06/17] octeontx2-af: Config pkind for CGX mapped PFs sunil.kovvuri ` (12 subsequent siblings) 17 siblings, 1 reply; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:55 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Sunil Goutham From: Sunil Goutham <sgoutham@marvell.com> This patch configures all 16 KPUs and iKPU (pkinds) with the KPU parser profile defined in npc_profile.h. Each KPU engine has a 128 entry CAM, only CAM entries which are listed in the profile are enabled and rest are left disabled. Also - Memory is allocated for pkind's bitmap and PFFUNC, interface channel mapping. - Added all CSR offsets of NPC HW block. Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/Makefile | 2 +- drivers/net/ethernet/marvell/octeontx2/af/npc.h | 100 ++++++++++ drivers/net/ethernet/marvell/octeontx2/af/rvu.c | 8 + drivers/net/ethernet/marvell/octeontx2/af/rvu.h | 12 ++ .../net/ethernet/marvell/octeontx2/af/rvu_npc.c | 203 +++++++++++++++++++++ .../net/ethernet/marvell/octeontx2/af/rvu_reg.h | 61 +++++++ 6 files changed, 385 insertions(+), 1 deletion(-) create mode 100644 drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c diff --git a/drivers/net/ethernet/marvell/octeontx2/af/Makefile b/drivers/net/ethernet/marvell/octeontx2/af/Makefile index 264cbd7..06329ac 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/Makefile +++ b/drivers/net/ethernet/marvell/octeontx2/af/Makefile @@ -8,4 +8,4 @@ obj-$(CONFIG_OCTEONTX2_AF) += octeontx2_af.o octeontx2_mbox-y := mbox.o octeontx2_af-y := cgx.o rvu.o rvu_cgx.o rvu_npa.o rvu_nix.o \ - rvu_reg.o + rvu_reg.o rvu_npc.o diff --git a/drivers/net/ethernet/marvell/octeontx2/af/npc.h b/drivers/net/ethernet/marvell/octeontx2/af/npc.h index 3e7ec10..58d8f0b 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/npc.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/npc.h @@ -140,4 +140,104 @@ struct npc_kpu_profile { struct npc_kpu_profile_action *action; }; +/* NPC KPU register formats */ +struct npc_kpu_cam { +#if defined(__BIG_ENDIAN_BITFIELD) + u64 rsvd_63_56 : 8; + u64 state : 8; + u64 dp2_data : 16; + u64 dp1_data : 16; + u64 dp0_data : 16; +#else + u64 dp0_data : 16; + u64 dp1_data : 16; + u64 dp2_data : 16; + u64 state : 8; + u64 rsvd_63_56 : 8; +#endif +}; + +struct npc_kpu_action0 { +#if defined(__BIG_ENDIAN_BITFIELD) + u64 rsvd_63_57 : 7; + u64 byp_count : 3; + u64 capture_ena : 1; + u64 parse_done : 1; + u64 next_state : 8; + u64 rsvd_43 : 1; + u64 capture_lid : 3; + u64 capture_ltype : 4; + u64 capture_flags : 8; + u64 ptr_advance : 8; + u64 var_len_offset : 8; + u64 var_len_mask : 8; + u64 var_len_right : 1; + u64 var_len_shift : 3; +#else + u64 var_len_shift : 3; + u64 var_len_right : 1; + u64 var_len_mask : 8; + u64 var_len_offset : 8; + u64 ptr_advance : 8; + u64 capture_flags : 8; + u64 capture_ltype : 4; + u64 capture_lid : 3; + u64 rsvd_43 : 1; + u64 next_state : 8; + u64 parse_done : 1; + u64 capture_ena : 1; + u64 byp_count : 3; + u64 rsvd_63_57 : 7; +#endif +}; + +struct npc_kpu_action1 { +#if defined(__BIG_ENDIAN_BITFIELD) + u64 rsvd_63_36 : 28; + u64 errlev : 4; + u64 errcode : 8; + u64 dp2_offset : 8; + u64 dp1_offset : 8; + u64 dp0_offset : 8; +#else + u64 dp0_offset : 8; + u64 dp1_offset : 8; + u64 dp2_offset : 8; + u64 errcode : 8; + u64 errlev : 4; + u64 rsvd_63_36 : 28; +#endif +}; + +struct npc_kpu_pkind_cpi_def { +#if defined(__BIG_ENDIAN_BITFIELD) + u64 ena : 1; + u64 rsvd_62_59 : 4; + u64 lid : 3; + u64 ltype_match : 4; + u64 ltype_mask : 4; + u64 flags_match : 8; + u64 flags_mask : 8; + u64 add_offset : 8; + u64 add_mask : 8; + u64 rsvd_15 : 1; + u64 add_shift : 3; + u64 rsvd_11_10 : 2; + u64 cpi_base : 10; +#else + u64 cpi_base : 10; + u64 rsvd_11_10 : 2; + u64 add_shift : 3; + u64 rsvd_15 : 1; + u64 add_mask : 8; + u64 add_offset : 8; + u64 flags_mask : 8; + u64 flags_match : 8; + u64 ltype_mask : 4; + u64 ltype_match : 4; + u64 lid : 3; + u64 rsvd_62_59 : 4; + u64 ena : 1; +#endif +}; #endif /* NPC_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu.c index 9594432..3cb7f76 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.c @@ -180,6 +180,9 @@ int rvu_get_blkaddr(struct rvu *rvu, int blktype, u16 pcifunc) bool is_pf; switch (blktype) { + case BLKTYPE_NPC: + blkaddr = BLKADDR_NPC; + goto exit; case BLKTYPE_NPA: blkaddr = BLKADDR_NPA; goto exit; @@ -566,6 +569,7 @@ static void rvu_free_hw_resources(struct rvu *rvu) u64 cfg; rvu_npa_freemem(rvu); + rvu_npc_freemem(rvu); rvu_nix_freemem(rvu); /* Free block LF bitmaps */ @@ -771,6 +775,10 @@ static int rvu_setup_hw_resources(struct rvu *rvu) rvu_scan_block(rvu, block); } + err = rvu_npc_init(rvu); + if (err) + return err; + err = rvu_npa_init(rvu); if (err) return err; diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h index f041d0a..e8e16a7 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h @@ -100,6 +100,11 @@ struct nix_txsch { u16 *pfvf_map; }; +struct npc_pkind { + struct rsrc_bmap rsrc; + u32 *pfchan_map; +}; + struct nix_hw { struct nix_txsch txsch[NIX_TXSCH_LVL_CNT]; /* Tx schedulers */ }; @@ -113,9 +118,12 @@ struct rvu_hwinfo { u8 cgx_links; u8 lbk_links; u8 sdp_links; + u8 npc_kpus; /* No of parser units */ + struct rvu_block block[BLK_COUNT]; /* Block info */ struct nix_hw *nix0; + struct npc_pkind pkind; }; struct rvu { @@ -290,4 +298,8 @@ int rvu_mbox_handler_NIX_TXSCHQ_CFG(struct rvu *rvu, struct msg_rsp *rsp); int rvu_mbox_handler_NIX_STATS_RST(struct rvu *rvu, struct msg_req *req, struct msg_rsp *rsp); + +/* NPC APIs */ +int rvu_npc_init(struct rvu *rvu); +void rvu_npc_freemem(struct rvu *rvu); #endif /* RVU_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c new file mode 100644 index 0000000..01baf3e --- /dev/null +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c @@ -0,0 +1,203 @@ +// SPDX-License-Identifier: GPL-2.0 +/* Marvell OcteonTx2 RVU Admin Function driver + * + * Copyright (C) 2018 Marvell International Ltd. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + */ + +#include <linux/module.h> +#include <linux/pci.h> + +#include "rvu_struct.h" +#include "rvu_reg.h" +#include "rvu.h" +#include "npc.h" +#include "npc_profile.h" + +static void npc_config_kpuaction(struct rvu *rvu, int blkaddr, + struct npc_kpu_profile_action *kpuaction, + int kpu, int entry, bool pkind) +{ + struct npc_kpu_action0 action0 = {0}; + struct npc_kpu_action1 action1 = {0}; + u64 reg; + + action1.errlev = kpuaction->errlev; + action1.errcode = kpuaction->errcode; + action1.dp0_offset = kpuaction->dp0_offset; + action1.dp1_offset = kpuaction->dp1_offset; + action1.dp2_offset = kpuaction->dp2_offset; + + if (pkind) + reg = NPC_AF_PKINDX_ACTION1(entry); + else + reg = NPC_AF_KPUX_ENTRYX_ACTION1(kpu, entry); + + rvu_write64(rvu, blkaddr, reg, *(u64 *)&action1); + + action0.byp_count = kpuaction->bypass_count; + action0.capture_ena = kpuaction->cap_ena; + action0.parse_done = kpuaction->parse_done; + action0.next_state = kpuaction->next_state; + action0.capture_lid = kpuaction->lid; + action0.capture_ltype = kpuaction->ltype; + action0.capture_flags = kpuaction->flags; + action0.ptr_advance = kpuaction->ptr_advance; + action0.var_len_offset = kpuaction->offset; + action0.var_len_mask = kpuaction->mask; + action0.var_len_right = kpuaction->right; + action0.var_len_shift = kpuaction->shift; + + if (pkind) + reg = NPC_AF_PKINDX_ACTION0(entry); + else + reg = NPC_AF_KPUX_ENTRYX_ACTION0(kpu, entry); + + rvu_write64(rvu, blkaddr, reg, *(u64 *)&action0); +} + +static void npc_config_kpucam(struct rvu *rvu, int blkaddr, + struct npc_kpu_profile_cam *kpucam, + int kpu, int entry) +{ + struct npc_kpu_cam cam0 = {0}; + struct npc_kpu_cam cam1 = {0}; + + cam1.state = kpucam->state & kpucam->state_mask; + cam1.dp0_data = kpucam->dp0 & kpucam->dp0_mask; + cam1.dp1_data = kpucam->dp1 & kpucam->dp1_mask; + cam1.dp2_data = kpucam->dp2 & kpucam->dp2_mask; + + cam0.state = ~kpucam->state & kpucam->state_mask; + cam0.dp0_data = ~kpucam->dp0 & kpucam->dp0_mask; + cam0.dp1_data = ~kpucam->dp1 & kpucam->dp1_mask; + cam0.dp2_data = ~kpucam->dp2 & kpucam->dp2_mask; + + rvu_write64(rvu, blkaddr, + NPC_AF_KPUX_ENTRYX_CAMX(kpu, entry, 0), *(u64 *)&cam0); + rvu_write64(rvu, blkaddr, + NPC_AF_KPUX_ENTRYX_CAMX(kpu, entry, 1), *(u64 *)&cam1); +} + +static inline u64 enable_mask(int count) +{ + return (((count) < 64) ? ~(BIT_ULL(count) - 1) : (0x00ULL)); +} + +static void npc_program_kpu_profile(struct rvu *rvu, int blkaddr, int kpu, + struct npc_kpu_profile *profile) +{ + int entry, num_entries, max_entries; + + if (profile->cam_entries != profile->action_entries) { + dev_err(rvu->dev, + "KPU%d: CAM and action entries [%d != %d] not equal\n", + kpu, profile->cam_entries, profile->action_entries); + } + + max_entries = rvu_read64(rvu, blkaddr, NPC_AF_CONST1) & 0xFFF; + + /* Program CAM match entries for previous KPU extracted data */ + num_entries = min_t(int, profile->cam_entries, max_entries); + for (entry = 0; entry < num_entries; entry++) + npc_config_kpucam(rvu, blkaddr, + &profile->cam[entry], kpu, entry); + + /* Program this KPU's actions */ + num_entries = min_t(int, profile->action_entries, max_entries); + for (entry = 0; entry < num_entries; entry++) + npc_config_kpuaction(rvu, blkaddr, &profile->action[entry], + kpu, entry, false); + + /* Enable all programmed entries */ + num_entries = min_t(int, profile->action_entries, profile->cam_entries); + rvu_write64(rvu, blkaddr, + NPC_AF_KPUX_ENTRY_DISX(kpu, 0), enable_mask(num_entries)); + if (num_entries > 64) { + rvu_write64(rvu, blkaddr, + NPC_AF_KPUX_ENTRY_DISX(kpu, 1), + enable_mask(num_entries - 64)); + } + + /* Enable this KPU */ + rvu_write64(rvu, blkaddr, NPC_AF_KPUX_CFG(kpu), 0x01); +} + +static void npc_parser_profile_init(struct rvu *rvu, int blkaddr) +{ + struct rvu_hwinfo *hw = rvu->hw; + int num_pkinds, num_kpus, idx; + struct npc_pkind *pkind; + + /* Get HW limits */ + hw->npc_kpus = (rvu_read64(rvu, blkaddr, NPC_AF_CONST) >> 8) & 0x1F; + + /* Disable all KPUs and their entries */ + for (idx = 0; idx < hw->npc_kpus; idx++) { + rvu_write64(rvu, blkaddr, + NPC_AF_KPUX_ENTRY_DISX(idx, 0), ~0ULL); + rvu_write64(rvu, blkaddr, + NPC_AF_KPUX_ENTRY_DISX(idx, 1), ~0ULL); + rvu_write64(rvu, blkaddr, NPC_AF_KPUX_CFG(idx), 0x00); + } + + /* First program IKPU profile i.e PKIND configs. + * Check HW max count to avoid configuring junk or + * writing to unsupported CSR addresses. + */ + pkind = &hw->pkind; + num_pkinds = ARRAY_SIZE(ikpu_action_entries); + num_pkinds = min_t(int, pkind->rsrc.max, num_pkinds); + + for (idx = 0; idx < num_pkinds; idx++) + npc_config_kpuaction(rvu, blkaddr, + &ikpu_action_entries[idx], 0, idx, true); + + /* Program KPU CAM and Action profiles */ + num_kpus = ARRAY_SIZE(npc_kpu_profiles); + num_kpus = min_t(int, hw->npc_kpus, num_kpus); + + for (idx = 0; idx < num_kpus; idx++) + npc_program_kpu_profile(rvu, blkaddr, + idx, &npc_kpu_profiles[idx]); +} + +int rvu_npc_init(struct rvu *rvu) +{ + struct npc_pkind *pkind = &rvu->hw->pkind; + int blkaddr, err; + + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NPC, 0); + if (blkaddr < 0) { + dev_err(rvu->dev, "%s: NPC block not implemented\n", __func__); + return -ENODEV; + } + + /* Allocate resource bimap for pkind*/ + pkind->rsrc.max = (rvu_read64(rvu, blkaddr, + NPC_AF_CONST1) >> 12) & 0xFF; + err = rvu_alloc_bitmap(&pkind->rsrc); + if (err) + return err; + + /* Allocate mem for pkind to PF and channel mapping info */ + pkind->pfchan_map = devm_kcalloc(rvu->dev, pkind->rsrc.max, + sizeof(u32), GFP_KERNEL); + if (!pkind->pfchan_map) + return -ENOMEM; + + /* Configure KPU profile */ + npc_parser_profile_init(rvu, blkaddr); + + return 0; +} + +void rvu_npc_freemem(struct rvu *rvu) +{ + struct npc_pkind *pkind = &rvu->hw->pkind; + + kfree(pkind->rsrc.bmap); +} diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_reg.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu_reg.h index d871a39..09a8d61 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_reg.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_reg.h @@ -438,4 +438,65 @@ #define NDC_AF_BLK_RST (0x002F0) #define NPC_AF_BLK_RST (0x00040) +/* NPC */ +#define NPC_AF_CFG (0x00000) +#define NPC_AF_ACTIVE_PC (0x00010) +#define NPC_AF_CONST (0x00020) +#define NPC_AF_CONST1 (0x00030) +#define NPC_AF_BLK_RST (0x00040) +#define NPC_AF_MCAM_SCRUB_CTL (0x000a0) +#define NPC_AF_KCAM_SCRUB_CTL (0x000b0) +#define NPC_AF_KPUX_CFG(a) (0x00500 | (a) << 3) +#define NPC_AF_PCK_CFG (0x00600) +#define NPC_AF_PCK_DEF_OL2 (0x00610) +#define NPC_AF_PCK_DEF_OIP4 (0x00620) +#define NPC_AF_PCK_DEF_OIP6 (0x00630) +#define NPC_AF_PCK_DEF_IIP4 (0x00640) +#define NPC_AF_KEX_LDATAX_FLAGS_CFG(a) (0x00800 | (a) << 3) +#define NPC_AF_INTFX_KEX_CFG(a) (0x01010 | (a) << 8) +#define NPC_AF_PKINDX_ACTION0(a) (0x80000ull | (a) << 6) +#define NPC_AF_PKINDX_ACTION1(a) (0x80008ull | (a) << 6) +#define NPC_AF_PKINDX_CPI_DEFX(a, b) (0x80020ull | (a) << 6 | (b) << 3) +#define NPC_AF_KPUX_ENTRYX_CAMX(a, b, c) \ + (0x100000 | (a) << 14 | (b) << 6 | (c) << 3) +#define NPC_AF_KPUX_ENTRYX_ACTION0(a, b) \ + (0x100020 | (a) << 14 | (b) << 6) +#define NPC_AF_KPUX_ENTRYX_ACTION1(a, b) \ + (0x100028 | (a) << 14 | (b) << 6) +#define NPC_AF_KPUX_ENTRY_DISX(a, b) (0x180000 | (a) << 6 | (b) << 3) +#define NPC_AF_CPIX_CFG(a) (0x200000 | (a) << 3) +#define NPC_AF_INTFX_LIDX_LTX_LDX_CFG(a, b, c, d) \ + (0x900000 | (a) << 16 | (b) << 12 | (c) << 5 | (d) << 3) +#define NPC_AF_INTFX_LDATAX_FLAGSX_CFG(a, b, c) \ + (0x980000 | (a) << 16 | (b) << 12 | (c) << 3) +#define NPC_AF_MCAMEX_BANKX_CAMX_INTF(a, b, c) \ + (0x1000000ull | (a) << 10 | (b) << 6 | (c) << 3) +#define NPC_AF_MCAMEX_BANKX_CAMX_W0(a, b, c) \ + (0x1000010ull | (a) << 10 | (b) << 6 | (c) << 3) +#define NPC_AF_MCAMEX_BANKX_CAMX_W1(a, b, c) \ + (0x1000020ull | (a) << 10 | (b) << 6 | (c) << 3) +#define NPC_AF_MCAMEX_BANKX_CFG(a, b) (0x1800000ull | (a) << 8 | (b) << 4) +#define NPC_AF_MCAMEX_BANKX_STAT_ACT(a, b) \ + (0x1880000 | (a) << 8 | (b) << 4) +#define NPC_AF_MATCH_STATX(a) (0x1880008 | (a) << 8) +#define NPC_AF_INTFX_MISS_STAT_ACT(a) (0x1880040 + (a) * 0x8) +#define NPC_AF_MCAMEX_BANKX_ACTION(a, b) (0x1900000ull | (a) << 8 | (b) << 4) +#define NPC_AF_MCAMEX_BANKX_TAG_ACT(a, b) \ + (0x1900008 | (a) << 8 | (b) << 4) +#define NPC_AF_INTFX_MISS_ACT(a) (0x1a00000 | (a) << 4) +#define NPC_AF_INTFX_MISS_TAG_ACT(a) (0x1b00008 | (a) << 4) +#define NPC_AF_MCAM_BANKX_HITX(a, b) (0x1c80000 | (a) << 8 | (b) << 4) +#define NPC_AF_LKUP_CTL (0x2000000) +#define NPC_AF_LKUP_DATAX(a) (0x2000200 | (a) << 4) +#define NPC_AF_LKUP_RESULTX(a) (0x2000400 | (a) << 4) +#define NPC_AF_INTFX_STAT(a) (0x2000800 | (a) << 4) +#define NPC_AF_DBG_CTL (0x3000000) +#define NPC_AF_DBG_STATUS (0x3000010) +#define NPC_AF_KPUX_DBG(a) (0x3000020 | (a) << 8) +#define NPC_AF_IKPU_ERR_CTL (0x3000080) +#define NPC_AF_KPUX_ERR_CTL(a) (0x30000a0 | (a) << 8) +#define NPC_AF_MCAM_DBG (0x3001000) +#define NPC_AF_DBG_DATAX(a) (0x3001400 | (a) << 4) +#define NPC_AF_DBG_RESULTX(a) (0x3001800 | (a) << 4) + #endif /* RVU_REG_H */ -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* Re: [PATCH v2 05/17] octeontx2-af: Config NPC KPU engines with parser profile 2018-10-22 17:55 ` [PATCH v2 05/17] octeontx2-af: Config NPC KPU engines with parser profile sunil.kovvuri @ 2018-10-26 12:07 ` Arnd Bergmann 0 siblings, 0 replies; 32+ messages in thread From: Arnd Bergmann @ 2018-10-26 12:07 UTC (permalink / raw) To: sunil.kovvuri; +Cc: netdev, davem, linux-soc, Sunil Goutham On 10/22/18, sunil.kovvuri@gmail.com <sunil.kovvuri@gmail.com> wrote: > From: Sunil Goutham <sgoutham@marvell.com> > > +struct npc_kpu_action0 { > +#if defined(__BIG_ENDIAN_BITFIELD) > + u64 rsvd_63_57 : 7; > + u64 byp_count : 3; > + u64 capture_ena : 1; > + u64 parse_done : 1; > + u64 next_state : 8; > + u64 rsvd_43 : 1; > + u64 capture_lid : 3; This looks like it again introduces a problem on bit-endian kernels, since you have fields that span multiple bytes. Could you rewrite it to avoid the use of bitfields? Arnd ^ permalink raw reply [flat|nested] 32+ messages in thread
* [PATCH v2 06/17] octeontx2-af: Config pkind for CGX mapped PFs 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri ` (4 preceding siblings ...) 2018-10-22 17:55 ` [PATCH v2 05/17] octeontx2-af: Config NPC KPU engines with parser profile sunil.kovvuri @ 2018-10-22 17:55 ` sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 07/17] octeontx2-af: Broadcast packet replication support sunil.kovvuri ` (11 subsequent siblings) 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:55 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Geetha sowjanya, Sunil Goutham From: Geetha sowjanya <gakula@marvell.com> For each CGX LMAC that is mapped to a RVU PF, allocate a pkind and config the same in CGX. For a received packet at CGX LMAC interface this pkind is used by NPC block to start parsing of packet. Signed-off-by: Geetha sowjanya <gakula@marvell.com> Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/cgx.c | 12 ++++++++ drivers/net/ethernet/marvell/octeontx2/af/cgx.h | 1 + drivers/net/ethernet/marvell/octeontx2/af/common.h | 6 ++++ drivers/net/ethernet/marvell/octeontx2/af/rvu.h | 4 +++ .../net/ethernet/marvell/octeontx2/af/rvu_cgx.c | 7 +++-- .../net/ethernet/marvell/octeontx2/af/rvu_nix.c | 34 ++++++++++++++++++++++ .../net/ethernet/marvell/octeontx2/af/rvu_npc.c | 28 ++++++++++++++++++ 7 files changed, 90 insertions(+), 2 deletions(-) diff --git a/drivers/net/ethernet/marvell/octeontx2/af/cgx.c b/drivers/net/ethernet/marvell/octeontx2/af/cgx.c index 352501b..12db256 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/cgx.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/cgx.c @@ -186,6 +186,18 @@ u64 cgx_lmac_addr_get(u8 cgx_id, u8 lmac_id) } EXPORT_SYMBOL(cgx_lmac_addr_get); +int cgx_set_pkind(void *cgxd, u8 lmac_id, int pkind) +{ + struct cgx *cgx = cgxd; + + if (!cgx || lmac_id >= cgx->lmac_count) + return -ENODEV; + + cgx_write(cgx, lmac_id, CGXX_CMRX_RX_ID_MAP, (pkind & 0x3F)); + return 0; +} +EXPORT_SYMBOL(cgx_set_pkind); + static inline u8 cgx_get_lmac_type(struct cgx *cgx, int lmac_id) { u64 cfg; diff --git a/drivers/net/ethernet/marvell/octeontx2/af/cgx.h b/drivers/net/ethernet/marvell/octeontx2/af/cgx.h index ada25ed..0a66d27 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/cgx.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/cgx.h @@ -97,6 +97,7 @@ extern struct pci_driver cgx_driver; int cgx_get_cgx_cnt(void); int cgx_get_lmac_cnt(void *cgxd); void *cgx_get_pdata(int cgx_id); +int cgx_set_pkind(void *cgxd, u8 lmac_id, int pkind); int cgx_lmac_evh_register(struct cgx_event_cb *cb, void *cgxd, int lmac_id); int cgx_get_tx_stats(void *cgxd, int lmac_id, int idx, u64 *tx_stat); int cgx_get_rx_stats(void *cgxd, int lmac_id, int idx, u64 *rx_stat); diff --git a/drivers/net/ethernet/marvell/octeontx2/af/common.h b/drivers/net/ethernet/marvell/octeontx2/af/common.h index 28eb691..7c53ba3 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/common.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/common.h @@ -143,6 +143,12 @@ enum nix_scheduler { NIX_TXSCH_LVL_CNT = 0x5, }; +#define NIX_INTF_TYPE_CGX 0 +#define NIX_INTF_TYPE_LBK 1 + +#define MAX_LMAC_PKIND 12 +#define NIX_LINK_CGX_LMAC(a, b) (0 + 4 * (a) + (b)) + /* NIX LSO format indices. * As of now TSO is the only one using, so statically assigning indices. */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h index e8e16a7..b3dbbd6 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h @@ -67,6 +67,7 @@ struct rvu_pfvf { u16 ssow; u16 cptlfs; u16 timlfs; + u8 cgx_lmac; /* Block LF's MSIX vector info */ struct rsrc_bmap msix; /* Bitmap for MSIX vector alloc */ @@ -230,6 +231,7 @@ static inline void rvu_get_cgx_lmac_id(u8 map, u8 *cgx_id, u8 *lmac_id) int rvu_cgx_probe(struct rvu *rvu); void rvu_cgx_wq_destroy(struct rvu *rvu); +void *rvu_cgx_pdata(u8 cgx_id, struct rvu *rvu); int rvu_cgx_config_rxtx(struct rvu *rvu, u16 pcifunc, bool start); int rvu_mbox_handler_CGX_START_RXTX(struct rvu *rvu, struct msg_req *req, struct msg_rsp *rsp); @@ -302,4 +304,6 @@ int rvu_mbox_handler_NIX_STATS_RST(struct rvu *rvu, struct msg_req *req, /* NPC APIs */ int rvu_npc_init(struct rvu *rvu); void rvu_npc_freemem(struct rvu *rvu); +int rvu_npc_get_pkind(struct rvu *rvu, u16 pf); +void rvu_npc_set_pkind(struct rvu *rvu, int pkind, struct rvu_pfvf *pfvf); #endif /* RVU_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_cgx.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_cgx.c index e0aee21..188185c 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_cgx.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_cgx.c @@ -50,7 +50,7 @@ static inline u8 cgxlmac_id_to_bmap(u8 cgx_id, u8 lmac_id) return ((cgx_id & 0xF) << 4) | (lmac_id & 0xF); } -static void *rvu_cgx_pdata(u8 cgx_id, struct rvu *rvu) +void *rvu_cgx_pdata(u8 cgx_id, struct rvu *rvu) { if (cgx_id >= rvu->cgx_cnt) return NULL; @@ -60,10 +60,11 @@ static void *rvu_cgx_pdata(u8 cgx_id, struct rvu *rvu) static int rvu_map_cgx_lmac_pf(struct rvu *rvu) { + struct npc_pkind *pkind = &rvu->hw->pkind; int cgx_cnt = rvu->cgx_cnt; int cgx, lmac_cnt, lmac; int pf = PF_CGXMAP_BASE; - int size; + int size, free_pkind; if (!cgx_cnt) return 0; @@ -96,6 +97,8 @@ static int rvu_map_cgx_lmac_pf(struct rvu *rvu) for (lmac = 0; lmac < lmac_cnt; lmac++, pf++) { rvu->pf2cgxlmac_map[pf] = cgxlmac_id_to_bmap(cgx, lmac); rvu->cgxlmac2pf_map[CGX_OFFSET(cgx) + lmac] = 1 << pf; + free_pkind = rvu_alloc_rsrc(&pkind->rsrc); + pkind->pfchan_map[free_pkind] = ((pf) & 0x3F) << 16; rvu->cgx_mapped_pfs++; } } diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c index 62d8913..4f2528e 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c @@ -48,6 +48,36 @@ static bool is_valid_txschq(struct rvu *rvu, int blkaddr, return true; } +static int nix_interface_init(struct rvu *rvu, u16 pcifunc, int type, int nixlf) +{ + struct rvu_pfvf *pfvf = rvu_get_pfvf(rvu, pcifunc); + u8 cgx_id, lmac_id; + int pkind, pf; + + pf = rvu_get_pf(pcifunc); + if (!is_pf_cgxmapped(rvu, pf) && type != NIX_INTF_TYPE_LBK) + return 0; + + switch (type) { + case NIX_INTF_TYPE_CGX: + pfvf->cgx_lmac = rvu->pf2cgxlmac_map[pf]; + rvu_get_cgx_lmac_id(pfvf->cgx_lmac, &cgx_id, &lmac_id); + + pkind = rvu_npc_get_pkind(rvu, pf); + if (pkind < 0) { + dev_err(rvu->dev, + "PF_Func 0x%x: Invalid pkind\n", pcifunc); + return -EINVAL; + } + cgx_set_pkind(rvu_cgx_pdata(cgx_id, rvu), lmac_id, pkind); + rvu_npc_set_pkind(rvu, pkind, pfvf); + break; + case NIX_INTF_TYPE_LBK: + break; + } + return 0; +} + static void nix_setup_lso_tso_l3(struct rvu *rvu, int blkaddr, u64 format, bool v4, u64 *fidx) { @@ -639,6 +669,10 @@ int rvu_mbox_handler_NIX_LF_ALLOC(struct rvu *rvu, /* Config Rx pkt length, csum checks and apad enable / disable */ rvu_write64(rvu, blkaddr, NIX_AF_LFX_RX_CFG(nixlf), req->rx_cfg); + err = nix_interface_init(rvu, pcifunc, NIX_INTF_TYPE_CGX, nixlf); + if (err) + goto free_mem; + goto exit; free_mem: diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c index 01baf3e..a973895 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c @@ -17,6 +17,34 @@ #include "npc.h" #include "npc_profile.h" +void rvu_npc_set_pkind(struct rvu *rvu, int pkind, struct rvu_pfvf *pfvf) +{ + int blkaddr; + u64 val = 0; + + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NPC, 0); + if (blkaddr < 0) + return; + + /* Config CPI base for the PKIND */ + val = pkind | 1ULL << 62; + rvu_write64(rvu, blkaddr, NPC_AF_PKINDX_CPI_DEFX(pkind, 0), val); +} + +int rvu_npc_get_pkind(struct rvu *rvu, u16 pf) +{ + struct npc_pkind *pkind = &rvu->hw->pkind; + u32 map; + int i; + + for (i = 0; i < pkind->rsrc.max; i++) { + map = pkind->pfchan_map[i]; + if (((map >> 16) & 0x3F) == pf) + return i; + } + return -1; +} + static void npc_config_kpuaction(struct rvu *rvu, int blkaddr, struct npc_kpu_profile_action *kpuaction, int kpu, int entry, bool pkind) -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* [PATCH v2 07/17] octeontx2-af: Broadcast packet replication support 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri ` (5 preceding siblings ...) 2018-10-22 17:55 ` [PATCH v2 06/17] octeontx2-af: Config pkind for CGX mapped PFs sunil.kovvuri @ 2018-10-22 17:55 ` sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 08/17] octeontx2-af: Update bcast list upon NIXLF alloc/free sunil.kovvuri ` (10 subsequent siblings) 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:55 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Sunil Goutham From: Sunil Goutham <sgoutham@marvell.com> Allocate memory for mcast/bcast/mirror replication entry contexts, replication buffers (used by HW) and config HW with corresponding memory bases. Added support for installing MCEs via NIX AQ mbox. For now support is restricted to broadcast pkt replication, hence MCE table size and number of replication buffers allocated are less. Each CGX LMAC mapped RVU PF is assigned a MCE table of size 'num VFs of that PF + PF'. Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/rvu.h | 19 ++ .../net/ethernet/marvell/octeontx2/af/rvu_nix.c | 201 +++++++++++++++++++++ 2 files changed, 220 insertions(+) diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h index b3dbbd6..b39400d 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h @@ -59,6 +59,20 @@ struct rvu_block { unsigned char name[NAME_SIZE]; }; +struct nix_mcast { + struct qmem *mce_ctx; + struct qmem *mcast_buf; + int replay_pkind; + int next_free_mce; + spinlock_t mce_lock; /* Serialize MCE updates */ +}; + +struct nix_mce_list { + struct hlist_head head; + int count; + int max; +}; + /* Structure for per RVU func info ie PF/VF */ struct rvu_pfvf { bool npalf; /* Only one NPALF per RVU_FUNC */ @@ -93,6 +107,10 @@ struct rvu_pfvf { unsigned long *cq_bmap; u8 mac_addr[ETH_ALEN]; /* MAC address of this PF/VF */ + + /* Broadcast pkt replication info */ + u16 bcast_mce_idx; + struct nix_mce_list bcast_mce_list; }; struct nix_txsch { @@ -108,6 +126,7 @@ struct npc_pkind { struct nix_hw { struct nix_txsch txsch[NIX_TXSCH_LVL_CNT]; /* Tx schedulers */ + struct nix_mcast mcast; }; struct rvu_hwinfo { diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c index 4f2528e..947424a 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c @@ -16,6 +16,61 @@ #include "rvu.h" #include "cgx.h" +enum mc_tbl_sz { + MC_TBL_SZ_256, + MC_TBL_SZ_512, + MC_TBL_SZ_1K, + MC_TBL_SZ_2K, + MC_TBL_SZ_4K, + MC_TBL_SZ_8K, + MC_TBL_SZ_16K, + MC_TBL_SZ_32K, + MC_TBL_SZ_64K, +}; + +enum mc_buf_cnt { + MC_BUF_CNT_8, + MC_BUF_CNT_16, + MC_BUF_CNT_32, + MC_BUF_CNT_64, + MC_BUF_CNT_128, + MC_BUF_CNT_256, + MC_BUF_CNT_512, + MC_BUF_CNT_1024, + MC_BUF_CNT_2048, +}; + +/* For now considering MC resources needed for broadcast + * pkt replication only. i.e 256 HWVFs + 12 PFs. + */ +#define MC_TBL_SIZE MC_TBL_SZ_512 +#define MC_BUF_CNT MC_BUF_CNT_128 + +struct mce { + struct hlist_node node; + u16 idx; + u16 pcifunc; +}; + +static void nix_mce_list_init(struct nix_mce_list *list, int max) +{ + INIT_HLIST_HEAD(&list->head); + list->count = 0; + list->max = max; +} + +static u16 nix_alloc_mce_list(struct nix_mcast *mcast, int count) +{ + int idx; + + if (!mcast) + return 0; + + idx = mcast->next_free_mce; + mcast->next_free_mce += count; + return idx; +} + static inline struct nix_hw *get_nix_hw(struct rvu_hwinfo *hw, int blkaddr) { if (blkaddr == BLKADDR_NIX0 && hw->nix0) @@ -315,6 +370,19 @@ static int rvu_nix_aq_enq_inst(struct rvu *rvu, struct nix_aq_enq_req *req, (req->qidx >= (256UL << (cfg & 0xF)))) rc = NIX_AF_ERR_AQ_ENQUEUE; break; + case NIX_AQ_CTYPE_MCE: + cfg = rvu_read64(rvu, blkaddr, NIX_AF_RX_MCAST_CFG); + /* Check if index exceeds MCE list length */ + if (!hw->nix0->mcast.mce_ctx || + (req->qidx >= (256UL << (cfg & 0xF)))) + rc = NIX_AF_ERR_AQ_ENQUEUE; + + /* Adding multicast lists for requests from PF/VFs is not + * yet supported, so ignore this. + */ + if (rsp) + rc = NIX_AF_ERR_AQ_ENQUEUE; + break; default: rc = NIX_AF_ERR_AQ_ENQUEUE; } @@ -361,6 +429,9 @@ static int rvu_nix_aq_enq_inst(struct rvu *rvu, struct nix_aq_enq_req *req, else if (req->ctype == NIX_AQ_CTYPE_RSS) memcpy(mask, &req->rss_mask, sizeof(struct nix_rsse_s)); + else if (req->ctype == NIX_AQ_CTYPE_MCE) + memcpy(mask, &req->mce_mask, + sizeof(struct nix_rx_mce_s)); /* Fall through */ case NIX_AQ_INSTOP_INIT: if (req->ctype == NIX_AQ_CTYPE_RQ) @@ -371,6 +442,8 @@ static int rvu_nix_aq_enq_inst(struct rvu *rvu, struct nix_aq_enq_req *req, memcpy(ctx, &req->cq, sizeof(struct nix_cq_ctx_s)); else if (req->ctype == NIX_AQ_CTYPE_RSS) memcpy(ctx, &req->rss, sizeof(struct nix_rsse_s)); + else if (req->ctype == NIX_AQ_CTYPE_MCE) + memcpy(ctx, &req->mce, sizeof(struct nix_rx_mce_s)); break; case NIX_AQ_INSTOP_NOP: case NIX_AQ_INSTOP_READ: @@ -446,6 +519,9 @@ static int rvu_nix_aq_enq_inst(struct rvu *rvu, struct nix_aq_enq_req *req, else if (req->ctype == NIX_AQ_CTYPE_RSS) memcpy(&rsp->rss, ctx, sizeof(struct nix_cq_ctx_s)); + else if (req->ctype == NIX_AQ_CTYPE_MCE) + memcpy(&rsp->mce, ctx, + sizeof(struct nix_rx_mce_s)); } } @@ -1041,6 +1117,122 @@ int rvu_mbox_handler_NIX_TXSCHQ_CFG(struct rvu *rvu, return 0; } +static int nix_setup_mce(struct rvu *rvu, int mce, u8 op, + u16 pcifunc, int next, bool eol) +{ + struct nix_aq_enq_req aq_req; + int err; + + aq_req.hdr.pcifunc = pcifunc; + aq_req.ctype = NIX_AQ_CTYPE_MCE; + aq_req.op = op; + aq_req.qidx = mce; + + /* Forward bcast pkts to RQ0, RSS not needed */ + aq_req.mce.op = 0; + aq_req.mce.index = 0; + aq_req.mce.eol = eol; + aq_req.mce.pf_func = pcifunc; + aq_req.mce.next = next; + + /* All fields valid */ + *(u64 *)(&aq_req.mce_mask) = ~0ULL; + + err = rvu_nix_aq_enq_inst(rvu, &aq_req, NULL); + if (err) { + dev_err(rvu->dev, "Failed to setup Bcast MCE for PF%d:VF%d\n", + rvu_get_pf(pcifunc), pcifunc & RVU_PFVF_FUNC_MASK); + return err; + } + return 0; +} + +static int nix_setup_bcast_tables(struct rvu *rvu, struct nix_hw *nix_hw) +{ + struct nix_mcast *mcast = &nix_hw->mcast; + int err, pf, numvfs, idx; + struct rvu_pfvf *pfvf; + u16 pcifunc; + u64 cfg; + + /* Skip PF0 (i.e AF) */ + for (pf = 1; pf < (rvu->cgx_mapped_pfs + 1); pf++) { + cfg = rvu_read64(rvu, BLKADDR_RVUM, RVU_PRIV_PFX_CFG(pf)); + /* If PF is not enabled, nothing to do */ + if (!((cfg >> 20) & 0x01)) + continue; + /* Get numVFs attached to this PF */ + numvfs = (cfg >> 12) & 0xFF; + + pfvf = &rvu->pf[pf]; + /* Save the start MCE */ + pfvf->bcast_mce_idx = nix_alloc_mce_list(mcast, numvfs + 1); + + nix_mce_list_init(&pfvf->bcast_mce_list, numvfs + 1); + + for (idx = 0; idx < (numvfs + 1); idx++) { + /* idx-0 is for PF, followed by VFs */ + pcifunc = (pf << RVU_PFVF_PF_SHIFT); + pcifunc |= idx; + /* Add dummy entries now, so that we don't have to check + * for whether AQ_OP should be INIT/WRITE later on. + * Will be updated when a NIXLF is attached/detached to + * these PF/VFs. + */ + err = nix_setup_mce(rvu, pfvf->bcast_mce_idx + idx, + NIX_AQ_INSTOP_INIT, + pcifunc, 0, true); + if (err) + return err; + } + } + return 0; +} + +static int nix_setup_mcast(struct rvu *rvu, struct nix_hw *nix_hw, int blkaddr) +{ + struct nix_mcast *mcast = &nix_hw->mcast; + struct rvu_hwinfo *hw = rvu->hw; + int err, size; + + size = (rvu_read64(rvu, blkaddr, NIX_AF_CONST3) >> 16) & 0x0F; + size = (1ULL << size); + + /* Alloc memory for multicast/mirror replication entries */ + err = qmem_alloc(rvu->dev, &mcast->mce_ctx, + (256UL << MC_TBL_SIZE), size); + if (err) + return -ENOMEM; + + rvu_write64(rvu, blkaddr, NIX_AF_RX_MCAST_BASE, + (u64)mcast->mce_ctx->iova); + + /* Set max list length equal to max no of VFs per PF + PF itself */ + rvu_write64(rvu, blkaddr, NIX_AF_RX_MCAST_CFG, + BIT_ULL(36) | (hw->max_vfs_per_pf << 4) | MC_TBL_SIZE); + + /* Alloc memory for multicast replication buffers */ + size = rvu_read64(rvu, blkaddr, NIX_AF_MC_MIRROR_CONST) & 0xFFFF; + err = qmem_alloc(rvu->dev, &mcast->mcast_buf, + (8UL << MC_BUF_CNT), size); + if (err) + return -ENOMEM; + + rvu_write64(rvu, blkaddr, NIX_AF_RX_MCAST_BUF_BASE, + (u64)mcast->mcast_buf->iova); + + /* Alloc pkind for NIX internal RX multicast/mirror replay */ + mcast->replay_pkind = rvu_alloc_rsrc(&hw->pkind.rsrc); + + rvu_write64(rvu, blkaddr, NIX_AF_RX_MCAST_BUF_CFG, + BIT_ULL(63) | (mcast->replay_pkind << 24) | + BIT_ULL(20) | MC_BUF_CNT); + + spin_lock_init(&mcast->mce_lock); + + return nix_setup_bcast_tables(rvu, nix_hw); +} + static int nix_setup_txschq(struct rvu *rvu, struct nix_hw *nix_hw, int blkaddr) { struct nix_txsch *txsch; @@ -1242,6 +1434,10 @@ int rvu_nix_init(struct rvu *rvu) err = nix_setup_txschq(rvu, hw->nix0, blkaddr); if (err) return err; + + err = nix_setup_mcast(rvu, hw->nix0, blkaddr); + if (err) + return err; } return 0; } @@ -1251,6 +1447,7 @@ void rvu_nix_freemem(struct rvu *rvu) struct rvu_hwinfo *hw = rvu->hw; struct rvu_block *block; struct nix_txsch *txsch; + struct nix_mcast *mcast; struct nix_hw *nix_hw; int blkaddr, lvl; @@ -1270,5 +1467,9 @@ void rvu_nix_freemem(struct rvu *rvu) txsch = &nix_hw->txsch[lvl]; kfree(txsch->schq.bmap); } + + mcast = &nix_hw->mcast; + qmem_free(rvu->dev, mcast->mce_ctx); + qmem_free(rvu->dev, mcast->mcast_buf); } } -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* [PATCH v2 08/17] octeontx2-af: Update bcast list upon NIXLF alloc/free 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri ` (6 preceding siblings ...) 2018-10-22 17:55 ` [PATCH v2 07/17] octeontx2-af: Broadcast packet replication support sunil.kovvuri @ 2018-10-22 17:55 ` sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 09/17] octeontx2-af: Support for VTAG strip and capture sunil.kovvuri ` (9 subsequent siblings) 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:55 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Sunil Goutham From: Sunil Goutham <sgoutham@marvell.com> Upon NIXLF ALLOC/FREE, add or remove corresponding PF_FUNC from the broadcast packet replication list of the CGX LMAC mapped RVU PF. Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- .../net/ethernet/marvell/octeontx2/af/rvu_nix.c | 133 +++++++++++++++++++++ 1 file changed, 133 insertions(+) diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c index 947424a..8333283 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c @@ -16,6 +16,8 @@ #include "rvu.h" #include "cgx.h" +static int nix_update_bcast_mce_list(struct rvu *rvu, u16 pcifunc, bool add); + enum mc_tbl_sz { MC_TBL_SZ_256, MC_TBL_SZ_512, @@ -108,6 +110,7 @@ static int nix_interface_init(struct rvu *rvu, u16 pcifunc, int type, int nixlf) struct rvu_pfvf *pfvf = rvu_get_pfvf(rvu, pcifunc); u8 cgx_id, lmac_id; int pkind, pf; + int err; pf = rvu_get_pf(pcifunc); if (!is_pf_cgxmapped(rvu, pf) && type != NIX_INTF_TYPE_LBK) @@ -130,9 +133,30 @@ static int nix_interface_init(struct rvu *rvu, u16 pcifunc, int type, int nixlf) case NIX_INTF_TYPE_LBK: break; } + + /* Add this PF_FUNC to bcast pkt replication list */ + err = nix_update_bcast_mce_list(rvu, pcifunc, true); + if (err) { + dev_err(rvu->dev, + "Bcast list, failed to enable PF_FUNC 0x%x\n", + pcifunc); + } return 0; } +static void nix_interface_deinit(struct rvu *rvu, u16 pcifunc, u8 nixlf) +{ + int err; + + /* Remove this PF_FUNC from bcast pkt replication list */ + err = nix_update_bcast_mce_list(rvu, pcifunc, false); + if (err) { + dev_err(rvu->dev, + "Bcast list, failed to disable PF_FUNC 0x%x\n", + pcifunc); + } +} + static void nix_setup_lso_tso_l3(struct rvu *rvu, int blkaddr, u64 format, bool v4, u64 *fidx) { @@ -786,6 +810,8 @@ int rvu_mbox_handler_NIX_LF_FREE(struct rvu *rvu, struct msg_req *req, if (nixlf < 0) return NIX_AF_ERR_AF_LF_INVALID; + nix_interface_deinit(rvu, pcifunc, nixlf); + /* Reset this NIX LF */ err = rvu_lf_reset(rvu, block, nixlf); if (err) { @@ -1147,6 +1173,113 @@ static int nix_setup_mce(struct rvu *rvu, int mce, u8 op, return 0; } +static int nix_update_mce_list(struct nix_mce_list *mce_list, + u16 pcifunc, int idx, bool add) +{ + struct mce *mce, *tail = NULL; + bool delete = false; + + /* Scan through the current list */ + hlist_for_each_entry(mce, &mce_list->head, node) { + /* If already exists, then delete */ + if (mce->pcifunc == pcifunc && !add) { + delete = true; + break; + } + tail = mce; + } + + if (delete) { + hlist_del(&mce->node); + kfree(mce); + mce_list->count--; + return 0; + } + + if (!add) + return 0; + + /* Add a new one to the list, at the tail */ + mce = kzalloc(sizeof(*mce), GFP_KERNEL); + if (!mce) + return -ENOMEM; + mce->idx = idx; + mce->pcifunc = pcifunc; + if (!tail) + hlist_add_head(&mce->node, &mce_list->head); + else + hlist_add_behind(&mce->node, &tail->node); + mce_list->count++; + return 0; +} + +static int nix_update_bcast_mce_list(struct rvu *rvu, u16 pcifunc, bool add) +{ + int err = 0, idx, next_idx, count; + struct nix_mce_list *mce_list; + struct mce *mce, *next_mce; + struct nix_mcast *mcast; + struct nix_hw *nix_hw; + struct rvu_pfvf *pfvf; + int blkaddr; + + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NIX, pcifunc); + if (blkaddr < 0) + return 0; + + nix_hw = get_nix_hw(rvu->hw, blkaddr); + if (!nix_hw) + return 0; + + mcast = &nix_hw->mcast; + + /* Get this PF/VF func's MCE index */ + pfvf = rvu_get_pfvf(rvu, pcifunc & ~RVU_PFVF_FUNC_MASK); + idx = pfvf->bcast_mce_idx + (pcifunc & RVU_PFVF_FUNC_MASK); + + mce_list = &pfvf->bcast_mce_list; + if (idx > (pfvf->bcast_mce_idx + mce_list->max)) { + dev_err(rvu->dev, + "%s: Idx %d > max MCE idx %d, for PF%d bcast list\n", + __func__, idx, mce_list->max, + pcifunc >> RVU_PFVF_PF_SHIFT); + return -EINVAL; + } + + spin_lock(&mcast->mce_lock); + + err = nix_update_mce_list(mce_list, pcifunc, idx, add); + if (err) + goto end; + + /* Disable MCAM entry in NPC */ + + if (!mce_list->count) + goto end; + count = mce_list->count; + + /* Dump the updated list to HW */ + hlist_for_each_entry(mce, &mce_list->head, node) { + next_idx = 0; + count--; + if (count) { + next_mce = hlist_entry(mce->node.next, + struct mce, node); + next_idx = next_mce->idx; + } + /* EOL should be set in last MCE */ + err = nix_setup_mce(rvu, mce->idx, + NIX_AQ_INSTOP_WRITE, mce->pcifunc, + next_idx, count ? false : true); + if (err) + goto end; + } + +end: + spin_unlock(&mcast->mce_lock); + return err; +} + static int nix_setup_bcast_tables(struct rvu *rvu, struct nix_hw *nix_hw) { struct nix_mcast *mcast = &nix_hw->mcast; -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* [PATCH v2 09/17] octeontx2-af: Support for VTAG strip and capture 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri ` (7 preceding siblings ...) 2018-10-22 17:55 ` [PATCH v2 08/17] octeontx2-af: Update bcast list upon NIXLF alloc/free sunil.kovvuri @ 2018-10-22 17:55 ` sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 10/17] octeontx2-af: Enable packet length and csum validation sunil.kovvuri ` (8 subsequent siblings) 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:55 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Vamsi Attunuru, Sunil Goutham From: Vamsi Attunuru <vamsi.attunuru@marvell.com> Added support for PF/VF drivers to configure NIX to capture and/or strip VLAN tag from ingress packets. Signed-off-by: Vamsi Attunuru <vamsi.attunuru@marvell.com> Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/mbox.h | 35 ++++++++++++- drivers/net/ethernet/marvell/octeontx2/af/rvu.h | 3 ++ .../net/ethernet/marvell/octeontx2/af/rvu_nix.c | 59 ++++++++++++++++++++++ .../net/ethernet/marvell/octeontx2/af/rvu_struct.h | 5 ++ 4 files changed, 101 insertions(+), 1 deletion(-) diff --git a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h index f8efeaa..b60ac9d 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h @@ -156,7 +156,8 @@ M(NIX_HWCTX_DISABLE, 0x8003, hwctx_disable_req, msg_rsp) \ M(NIX_TXSCH_ALLOC, 0x8004, nix_txsch_alloc_req, nix_txsch_alloc_rsp) \ M(NIX_TXSCH_FREE, 0x8005, nix_txsch_free_req, msg_rsp) \ M(NIX_TXSCHQ_CFG, 0x8006, nix_txschq_config, msg_rsp) \ -M(NIX_STATS_RST, 0x8007, msg_req, msg_rsp) +M(NIX_STATS_RST, 0x8007, msg_req, msg_rsp) \ +M(NIX_VTAG_CFG, 0x8008, nix_vtag_config, msg_rsp) /* Messages initiated by AF (range 0xC00 - 0xDFF) */ #define MBOX_UP_CGX_MESSAGES \ @@ -462,4 +463,36 @@ struct nix_txschq_config { u64 regval[MAX_REGS_PER_MBOX_MSG]; }; +struct nix_vtag_config { + struct mbox_msghdr hdr; + u8 vtag_size; + /* cfg_type is '0' for tx vlan cfg + * cfg_type is '1' for rx vlan cfg + */ + u8 cfg_type; + union { + /* valid when cfg_type is '0' */ + struct { + /* tx vlan0 tag(C-VLAN) */ + u64 vlan0; + /* tx vlan1 tag(S-VLAN) */ + u64 vlan1; + /* insert tx vlan tag */ + u8 insert_vlan :1; + /* insert tx double vlan tag */ + u8 double_vlan :1; + } tx; + + /* valid when cfg_type is '1' */ + struct { + /* rx vtag type index */ + u8 vtag_type; + /* rx vtag strip */ + u8 strip_vtag :1; + /* rx vtag capture */ + u8 capture_vtag :1; + } rx; + }; +}; + #endif /* MBOX_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h index b39400d..1e85e80 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h @@ -319,6 +319,9 @@ int rvu_mbox_handler_NIX_TXSCHQ_CFG(struct rvu *rvu, struct msg_rsp *rsp); int rvu_mbox_handler_NIX_STATS_RST(struct rvu *rvu, struct msg_req *req, struct msg_rsp *rsp); +int rvu_mbox_handler_NIX_VTAG_CFG(struct rvu *rvu, + struct nix_vtag_config *req, + struct msg_rsp *rsp); /* NPC APIs */ int rvu_npc_init(struct rvu *rvu); diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c index 8333283..7de5417 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c @@ -1143,6 +1143,65 @@ int rvu_mbox_handler_NIX_TXSCHQ_CFG(struct rvu *rvu, return 0; } +static int nix_rx_vtag_cfg(struct rvu *rvu, int nixlf, int blkaddr, + struct nix_vtag_config *req) +{ + u64 regval = 0; + +#define NIX_VTAGTYPE_MAX 0x8ull +#define NIX_VTAGSIZE_MASK 0x7ull +#define NIX_VTAGSTRIP_CAP_MASK 0x30ull + + if (req->rx.vtag_type >= NIX_VTAGTYPE_MAX || + req->vtag_size > VTAGSIZE_T8) + return -EINVAL; + + regval = rvu_read64(rvu, blkaddr, + NIX_AF_LFX_RX_VTAG_TYPEX(nixlf, req->rx.vtag_type)); + + if (req->rx.strip_vtag && req->rx.capture_vtag) + regval |= BIT_ULL(4) | BIT_ULL(5); + else if (req->rx.strip_vtag) + regval |= BIT_ULL(4); + else + regval &= ~(BIT_ULL(4) | BIT_ULL(5)); + + regval &= ~NIX_VTAGSIZE_MASK; + regval |= req->vtag_size & NIX_VTAGSIZE_MASK; + + rvu_write64(rvu, blkaddr, + NIX_AF_LFX_RX_VTAG_TYPEX(nixlf, req->rx.vtag_type), regval); + return 0; +} + +int rvu_mbox_handler_NIX_VTAG_CFG(struct rvu *rvu, + struct nix_vtag_config *req, + struct msg_rsp *rsp) +{ + struct rvu_hwinfo *hw = rvu->hw; + u16 pcifunc = req->hdr.pcifunc; + int blkaddr, nixlf, err; + + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NIX, pcifunc); + if (blkaddr < 0) + return NIX_AF_ERR_AF_LF_INVALID; + + nixlf = rvu_get_lf(rvu, &hw->block[blkaddr], pcifunc, 0); + if (nixlf < 0) + return NIX_AF_ERR_AF_LF_INVALID; + + if (req->cfg_type) { + err = nix_rx_vtag_cfg(rvu, nixlf, blkaddr, req); + if (err) + return NIX_AF_ERR_PARAM; + } else { + /* TODO: handle tx vtag configuration */ + return 0; + } + + return 0; +} + static int nix_setup_mce(struct rvu *rvu, int mce, u8 op, u16 pcifunc, int next, bool eol) { diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_struct.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu_struct.h index c331b237..bb2836e 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_struct.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_struct.h @@ -879,4 +879,9 @@ struct nix_lso_format { #endif }; +/* NIX VTAG size */ +enum nix_vtag_size { + VTAGSIZE_T4 = 0x0, + VTAGSIZE_T8 = 0x1, +}; #endif /* RVU_STRUCT_H */ -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* [PATCH v2 10/17] octeontx2-af: Enable packet length and csum validation 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri ` (8 preceding siblings ...) 2018-10-22 17:55 ` [PATCH v2 09/17] octeontx2-af: Support for VTAG strip and capture sunil.kovvuri @ 2018-10-22 17:55 ` sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 11/17] octeontx2-af: NPC MCAM and LDATA extract minimal configuration sunil.kovvuri ` (7 subsequent siblings) 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:55 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Sunil Goutham From: Sunil Goutham <sgoutham@marvell.com> Config NPC layer info from KPU profile into protocol checker to identify outer L2/IPv4/TCP/UDP headers in a packet. And enable IPv4 checksum validation. L3/L4 and L4 CSUM validation will be enabled by PF/VF drivers by configuring NIX_AF_LF(0..127)_RX_CFG via mbox i.e 'nix_lf_alloc_req->rx_cfg' Also enable setting of NPC_RESULT_S[L2B] when an outer L2 broadcast address is detected. This will help in installing NPC MCAM rules for broadcast packets. Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c | 14 ++++++++++++++ drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c | 14 ++++++++++++++ 2 files changed, 28 insertions(+) diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c index 7de5417..02e1d16 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c @@ -14,6 +14,7 @@ #include "rvu_struct.h" #include "rvu_reg.h" #include "rvu.h" +#include "npc.h" #include "cgx.h" static int nix_update_bcast_mce_list(struct rvu *rvu, u16 pcifunc, bool add); @@ -1630,6 +1631,19 @@ int rvu_nix_init(struct rvu *rvu) err = nix_setup_mcast(rvu, hw->nix0, blkaddr); if (err) return err; + + /* Config Outer L2, IP, TCP and UDP's NPC layer info. + * This helps HW protocol checker to identify headers + * and validate length and checksums. + */ + rvu_write64(rvu, blkaddr, NIX_AF_RX_DEF_OL2, + (NPC_LID_LA << 8) | (NPC_LT_LA_ETHER << 4) | 0x0F); + rvu_write64(rvu, blkaddr, NIX_AF_RX_DEF_OUDP, + (NPC_LID_LD << 8) | (NPC_LT_LD_UDP << 4) | 0x0F); + rvu_write64(rvu, blkaddr, NIX_AF_RX_DEF_OTCP, + (NPC_LID_LD << 8) | (NPC_LT_LD_TCP << 4) | 0x0F); + rvu_write64(rvu, blkaddr, NIX_AF_RX_DEF_OIP4, + (NPC_LID_LC << 8) | (NPC_LT_LC_IP << 4) | 0x0F); } return 0; } diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c index a973895..cc1d8c9 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c @@ -220,6 +220,20 @@ int rvu_npc_init(struct rvu *rvu) /* Configure KPU profile */ npc_parser_profile_init(rvu, blkaddr); + /* Config Outer L2, IPv4's NPC layer info */ + rvu_write64(rvu, blkaddr, NPC_AF_PCK_DEF_OL2, + (NPC_LID_LA << 8) | (NPC_LT_LA_ETHER << 4) | 0x0F); + rvu_write64(rvu, blkaddr, NPC_AF_PCK_DEF_OIP4, + (NPC_LID_LC << 8) | (NPC_LT_LC_IP << 4) | 0x0F); + + /* Enable below for Rx pkts. + * - Outer IPv4 header checksum validation. + * - Detect outer L2 broadcast address and set NPC_RESULT_S[L2M]. + */ + rvu_write64(rvu, blkaddr, NPC_AF_PCK_CFG, + rvu_read64(rvu, blkaddr, NPC_AF_PCK_CFG) | + BIT_ULL(6) | BIT_ULL(2)); + return 0; } -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* [PATCH v2 11/17] octeontx2-af: NPC MCAM and LDATA extract minimal configuration 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri ` (9 preceding siblings ...) 2018-10-22 17:55 ` [PATCH v2 10/17] octeontx2-af: Enable packet length and csum validation sunil.kovvuri @ 2018-10-22 17:55 ` sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 12/17] octeontx2-af: Add LMAC channel info to NIXLF_ALLOC response sunil.kovvuri ` (6 subsequent siblings) 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:55 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Sunil Goutham From: Sunil Goutham <sgoutham@marvell.com> This patch adds some minimal configuration for NPC MCAM and LDATA extraction which is sufficient enough to install ucast/bcast/promiscuous forwarding rules. Below is the config done - LDATA extraction config to extract DMAC from pkt to offset 64bit in MCAM search key. - Set MCAM lookup keysize to 224bits - Set MCAM TX miss action to UCAST_DEFAULT - Set MCAM RX miss action to DROP Also inorder to have guaranteed space in MCAM to install ucast forwarding rule for each of RVU PF/VF, reserved one MCAM entry for each of NIXLF for ucast rule. And two entries for each of RVU PF. One for bcast pkt replication and other for promiscuous mode which allows all pkts received on a HW CGX/LBK channel. Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/common.h | 21 ++++ drivers/net/ethernet/marvell/octeontx2/af/rvu.h | 14 +++ .../net/ethernet/marvell/octeontx2/af/rvu_nix.c | 12 ++ .../net/ethernet/marvell/octeontx2/af/rvu_npc.c | 134 +++++++++++++++++++++ 4 files changed, 181 insertions(+) diff --git a/drivers/net/ethernet/marvell/octeontx2/af/common.h b/drivers/net/ethernet/marvell/octeontx2/af/common.h index 7c53ba3..e438f92 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/common.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/common.h @@ -143,6 +143,27 @@ enum nix_scheduler { NIX_TXSCH_LVL_CNT = 0x5, }; +/* NIX RX action operation*/ +#define NIX_RX_ACTIONOP_DROP (0x0ull) +#define NIX_RX_ACTIONOP_UCAST (0x1ull) +#define NIX_RX_ACTIONOP_UCAST_IPSEC (0x2ull) +#define NIX_RX_ACTIONOP_MCAST (0x3ull) +#define NIX_RX_ACTIONOP_RSS (0x4ull) + +/* NIX TX action operation*/ +#define NIX_TX_ACTIONOP_DROP (0x0ull) +#define NIX_TX_ACTIONOP_UCAST_DEFAULT (0x1ull) +#define NIX_TX_ACTIONOP_UCAST_CHAN (0x2ull) +#define NIX_TX_ACTIONOP_MCAST (0x3ull) +#define NIX_TX_ACTIONOP_DROP_VIOL (0x5ull) + +#define NPC_MCAM_KEY_X1 0 +#define NPC_MCAM_KEY_X2 1 +#define NPC_MCAM_KEY_X4 2 + +#define NIX_INTF_RX 0 +#define NIX_INTF_TX 1 + #define NIX_INTF_TYPE_CGX 0 #define NIX_INTF_TYPE_LBK 1 diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h index 1e85e80..9fa5183 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h @@ -73,6 +73,18 @@ struct nix_mce_list { int max; }; +struct npc_mcam { + spinlock_t lock; /* MCAM entries and counters update lock */ + u8 keysize; /* MCAM keysize 112/224/448 bits */ + u8 banks; /* Number of MCAM banks */ + u8 banks_per_entry;/* Number of keywords in key */ + u16 banksize; /* Number of MCAM entries in each bank */ + u16 total_entries; /* Total number of MCAM entries */ + u16 entries; /* Total minus reserved for NIX LFs */ + u16 nixlf_offset; /* Offset of nixlf rsvd uncast entries */ + u16 pf_offset; /* Offset of PF's rsvd bcast, promisc entries */ +}; + /* Structure for per RVU func info ie PF/VF */ struct rvu_pfvf { bool npalf; /* Only one NPALF per RVU_FUNC */ @@ -144,6 +156,7 @@ struct rvu_hwinfo { struct rvu_block block[BLK_COUNT]; /* Block info */ struct nix_hw *nix0; struct npc_pkind pkind; + struct npc_mcam mcam; }; struct rvu { @@ -297,6 +310,7 @@ int rvu_mbox_handler_NPA_LF_FREE(struct rvu *rvu, struct msg_req *req, /* NIX APIs */ int rvu_nix_init(struct rvu *rvu); void rvu_nix_freemem(struct rvu *rvu); +int rvu_get_nixlf_count(struct rvu *rvu); int rvu_mbox_handler_NIX_LF_ALLOC(struct rvu *rvu, struct nix_lf_alloc_req *req, struct nix_lf_alloc_rsp *rsp); diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c index 02e1d16..55075e7 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c @@ -55,6 +55,18 @@ struct mce { u16 pcifunc; }; +int rvu_get_nixlf_count(struct rvu *rvu) +{ + struct rvu_block *block; + int blkaddr; + + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NIX, 0); + if (blkaddr < 0) + return 0; + block = &rvu->hw->block[blkaddr]; + return block->lf.max; +} + static void nix_mce_list_init(struct nix_mce_list *list, int max) { INIT_HLIST_HEAD(&list->head); diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c index cc1d8c9..1c29436 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c @@ -17,6 +17,15 @@ #include "npc.h" #include "npc_profile.h" +#define RSVD_MCAM_ENTRIES_PER_PF 2 /* Bcast & Promisc */ +#define RSVD_MCAM_ENTRIES_PER_NIXLF 1 /* Ucast for LFs */ + +#define NIXLF_UCAST_ENTRY 0 +#define NIXLF_BCAST_ENTRY 1 +#define NIXLF_PROMISC_ENTRY 2 + +#define NPC_PARSE_RESULT_DMAC_OFFSET 8 + void rvu_npc_set_pkind(struct rvu *rvu, int pkind, struct rvu_pfvf *pfvf) { int blkaddr; @@ -45,6 +54,53 @@ int rvu_npc_get_pkind(struct rvu *rvu, u16 pf) return -1; } +#define LDATA_EXTRACT_CONFIG(intf, lid, ltype, ld, cfg) \ + rvu_write64(rvu, blkaddr, \ + NPC_AF_INTFX_LIDX_LTX_LDX_CFG(intf, lid, ltype, ld), cfg) + +#define LDATA_FLAGS_CONFIG(intf, ld, flags, cfg) \ + rvu_write64(rvu, blkaddr, \ + NPC_AF_INTFX_LDATAX_FLAGSX_CFG(intf, ld, flags), cfg) + +static void npc_config_ldata_extract(struct rvu *rvu, int blkaddr) +{ + struct npc_mcam *mcam = &rvu->hw->mcam; + int lid, ltype; + int lid_count; + u64 cfg; + + cfg = rvu_read64(rvu, blkaddr, NPC_AF_CONST); + lid_count = (cfg >> 4) & 0xF; + + /* First clear any existing config i.e + * disable LDATA and FLAGS extraction. + */ + for (lid = 0; lid < lid_count; lid++) { + for (ltype = 0; ltype < 16; ltype++) { + LDATA_EXTRACT_CONFIG(NIX_INTF_RX, lid, ltype, 0, 0ULL); + LDATA_EXTRACT_CONFIG(NIX_INTF_RX, lid, ltype, 1, 0ULL); + LDATA_EXTRACT_CONFIG(NIX_INTF_TX, lid, ltype, 0, 0ULL); + LDATA_EXTRACT_CONFIG(NIX_INTF_TX, lid, ltype, 1, 0ULL); + + LDATA_FLAGS_CONFIG(NIX_INTF_RX, 0, ltype, 0ULL); + LDATA_FLAGS_CONFIG(NIX_INTF_RX, 1, ltype, 0ULL); + LDATA_FLAGS_CONFIG(NIX_INTF_TX, 0, ltype, 0ULL); + LDATA_FLAGS_CONFIG(NIX_INTF_TX, 1, ltype, 0ULL); + } + } + + /* If we plan to extract Outer IPv4 tuple for TCP/UDP pkts + * then 112bit key is not sufficient + */ + if (mcam->keysize != NPC_MCAM_KEY_X2) + return; + + /* Start placing extracted data/flags from 64bit onwards, for now */ + /* Extract DMAC from the packet */ + cfg = (0x05 << 16) | BIT_ULL(7) | NPC_PARSE_RESULT_DMAC_OFFSET; + LDATA_EXTRACT_CONFIG(NIX_INTF_RX, NPC_LID_LA, NPC_LT_LA_ETHER, 0, cfg); +} + static void npc_config_kpuaction(struct rvu *rvu, int blkaddr, struct npc_kpu_profile_action *kpuaction, int kpu, int entry, bool pkind) @@ -193,9 +249,61 @@ static void npc_parser_profile_init(struct rvu *rvu, int blkaddr) idx, &npc_kpu_profiles[idx]); } +static int npc_mcam_rsrcs_init(struct rvu *rvu, int blkaddr) +{ + int nixlf_count = rvu_get_nixlf_count(rvu); + struct npc_mcam *mcam = &rvu->hw->mcam; + int rsvd; + u64 cfg; + + /* Get HW limits */ + cfg = rvu_read64(rvu, blkaddr, NPC_AF_CONST); + mcam->banks = (cfg >> 44) & 0xF; + mcam->banksize = (cfg >> 28) & 0xFFFF; + + /* Actual number of MCAM entries vary by entry size */ + cfg = (rvu_read64(rvu, blkaddr, + NPC_AF_INTFX_KEX_CFG(0)) >> 32) & 0x07; + mcam->total_entries = (mcam->banks / BIT_ULL(cfg)) * mcam->banksize; + mcam->keysize = cfg; + + /* Number of banks combined per MCAM entry */ + if (cfg == NPC_MCAM_KEY_X4) + mcam->banks_per_entry = 4; + else if (cfg == NPC_MCAM_KEY_X2) + mcam->banks_per_entry = 2; + else + mcam->banks_per_entry = 1; + + /* Reserve one MCAM entry for each of the NIX LF to + * guarantee space to install default matching DMAC rule. + * Also reserve 2 MCAM entries for each PF for default + * channel based matching or 'bcast & promisc' matching to + * support BCAST and PROMISC modes of operation for PFs. + * PF0 is excluded. + */ + rsvd = (nixlf_count * RSVD_MCAM_ENTRIES_PER_NIXLF) + + ((rvu->hw->total_pfs - 1) * RSVD_MCAM_ENTRIES_PER_PF); + if (mcam->total_entries <= rsvd) { + dev_warn(rvu->dev, + "Insufficient NPC MCAM size %d for pkt I/O, exiting\n", + mcam->total_entries); + return -ENOMEM; + } + + mcam->entries = mcam->total_entries - rsvd; + mcam->nixlf_offset = mcam->entries; + mcam->pf_offset = mcam->nixlf_offset + nixlf_count; + + spin_lock_init(&mcam->lock); + + return 0; +} + int rvu_npc_init(struct rvu *rvu) { struct npc_pkind *pkind = &rvu->hw->pkind; + u64 keyz = NPC_MCAM_KEY_X2; int blkaddr, err; blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NPC, 0); @@ -234,6 +342,32 @@ int rvu_npc_init(struct rvu *rvu) rvu_read64(rvu, blkaddr, NPC_AF_PCK_CFG) | BIT_ULL(6) | BIT_ULL(2)); + /* Set RX and TX side MCAM search key size. + * Also enable parse key extract nibbles suchthat except + * layer E to H, rest of the key is included for MCAM search. + */ + rvu_write64(rvu, blkaddr, NPC_AF_INTFX_KEX_CFG(NIX_INTF_RX), + ((keyz & 0x3) << 32) | ((1ULL << 20) - 1)); + rvu_write64(rvu, blkaddr, NPC_AF_INTFX_KEX_CFG(NIX_INTF_TX), + ((keyz & 0x3) << 32) | ((1ULL << 20) - 1)); + + err = npc_mcam_rsrcs_init(rvu, blkaddr); + if (err) + return err; + + /* Config packet data and flags extraction into PARSE result */ + npc_config_ldata_extract(rvu, blkaddr); + + /* Set TX miss action to UCAST_DEFAULT i.e + * transmit the packet on NIX LF SQ's default channel. + */ + rvu_write64(rvu, blkaddr, NPC_AF_INTFX_MISS_ACT(NIX_INTF_TX), + NIX_TX_ACTIONOP_UCAST_DEFAULT); + + /* If MCAM lookup doesn't result in a match, drop the received packet */ + rvu_write64(rvu, blkaddr, NPC_AF_INTFX_MISS_ACT(NIX_INTF_RX), + NIX_RX_ACTIONOP_DROP); + return 0; } -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* [PATCH v2 12/17] octeontx2-af: Add LMAC channel info to NIXLF_ALLOC response 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri ` (10 preceding siblings ...) 2018-10-22 17:55 ` [PATCH v2 11/17] octeontx2-af: NPC MCAM and LDATA extract minimal configuration sunil.kovvuri @ 2018-10-22 17:55 ` sunil.kovvuri 2018-10-22 17:56 ` [PATCH v2 13/17] octeontx2-af: Install ucast and bcast pkt forwarding rules sunil.kovvuri ` (5 subsequent siblings) 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:55 UTC (permalink / raw) To: netdev, davem Cc: arnd, linux-soc, Stanislaw Kardach, Tomasz Duszynski, Sunil Goutham From: Stanislaw Kardach <skardach@marvell.com> Add LMAC channel info like Rx/Tx channel base and count to NIXLF_ALLOC mailbox message response. This info is used by NIXLF attached RVU PF/VF to configure SQ's default channel, TL3_TL2_LINKX_CFG and to install MCAM rules in NPC based on matching ingress channel number. Signed-off-by: Stanislaw Kardach <skardach@marvell.com> Signed-off-by: Tomasz Duszynski <tduszynski@marvell.com> Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/common.h | 1 + drivers/net/ethernet/marvell/octeontx2/af/mbox.h | 4 ++++ drivers/net/ethernet/marvell/octeontx2/af/rvu.h | 5 +++++ drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c | 8 ++++++++ 4 files changed, 18 insertions(+) diff --git a/drivers/net/ethernet/marvell/octeontx2/af/common.h b/drivers/net/ethernet/marvell/octeontx2/af/common.h index e438f92..6c8150d 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/common.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/common.h @@ -169,6 +169,7 @@ enum nix_scheduler { #define MAX_LMAC_PKIND 12 #define NIX_LINK_CGX_LMAC(a, b) (0 + 4 * (a) + (b)) +#define NIX_CHAN_CGX_LMAC_CHX(a, b, c) (0x800 + 0x100 * (a) + 0x10 * (b) + (c)) /* NIX LSO format indices. * As of now TSO is the only one using, so statically assigning indices. diff --git a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h index b60ac9d..0e2552c 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h @@ -382,6 +382,10 @@ struct nix_lf_alloc_req { struct nix_lf_alloc_rsp { struct mbox_msghdr hdr; u16 sqb_size; + u16 rx_chan_base; + u16 tx_chan_base; + u8 rx_chan_cnt; /* total number of RX channels */ + u8 tx_chan_cnt; /* total number of TX channels */ u8 lso_tsov4_idx; u8 lso_tsov6_idx; u8 mac_addr[ETH_ALEN]; diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h index 9fa5183..12391d2 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h @@ -118,6 +118,11 @@ struct rvu_pfvf { unsigned long *rq_bmap; unsigned long *cq_bmap; + u16 rx_chan_base; + u16 tx_chan_base; + u8 rx_chan_cnt; /* total number of RX channels */ + u8 tx_chan_cnt; /* total number of TX channels */ + u8 mac_addr[ETH_ALEN]; /* MAC address of this PF/VF */ /* Broadcast pkt replication info */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c index 55075e7..86b1e9b 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c @@ -140,6 +140,10 @@ static int nix_interface_init(struct rvu *rvu, u16 pcifunc, int type, int nixlf) "PF_Func 0x%x: Invalid pkind\n", pcifunc); return -EINVAL; } + pfvf->rx_chan_base = NIX_CHAN_CGX_LMAC_CHX(cgx_id, lmac_id, 0); + pfvf->tx_chan_base = pfvf->rx_chan_base; + pfvf->rx_chan_cnt = 1; + pfvf->tx_chan_cnt = 1; cgx_set_pkind(rvu_cgx_pdata(cgx_id, rvu), lmac_id, pkind); rvu_npc_set_pkind(rvu, pkind, pfvf); break; @@ -799,6 +803,10 @@ int rvu_mbox_handler_NIX_LF_ALLOC(struct rvu *rvu, /* set SQB size info */ cfg = rvu_read64(rvu, blkaddr, NIX_AF_SQ_CONST); rsp->sqb_size = (cfg >> 34) & 0xFFFF; + rsp->rx_chan_base = pfvf->rx_chan_base; + rsp->tx_chan_base = pfvf->tx_chan_base; + rsp->rx_chan_cnt = pfvf->rx_chan_cnt; + rsp->tx_chan_cnt = pfvf->tx_chan_cnt; rsp->lso_tsov4_idx = NIX_LSO_FORMAT_IDX_TSOV4; rsp->lso_tsov6_idx = NIX_LSO_FORMAT_IDX_TSOV6; return rc; -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* [PATCH v2 13/17] octeontx2-af: Install ucast and bcast pkt forwarding rules 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri ` (11 preceding siblings ...) 2018-10-22 17:55 ` [PATCH v2 12/17] octeontx2-af: Add LMAC channel info to NIXLF_ALLOC response sunil.kovvuri @ 2018-10-22 17:56 ` sunil.kovvuri 2018-10-22 17:56 ` [PATCH v2 14/17] octeontx2-af: NIX Rx flowkey configuration for RSS sunil.kovvuri ` (4 subsequent siblings) 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:56 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Sunil Goutham From: Sunil Goutham <sgoutham@marvell.com> Upon NIXLF_ALLOC install a unicast forwarding rule in NPC MCAM like below - Match pkt DMAC with NIXLF attached PF/VF's MAC address. - Ingress channel - Action is UCAST - Forward to PF_FUNC of this NIXLF And broadcast pkt forwarding rule as - Match L2B bit in MCAM search key - Ingress channel - Action is UCAST, for now, later it will be changed to MCAST. Only PFs can install this rule Upon NIXLF_FREE disable all MCAM entries in use by that NIXLF. Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/npc.h | 19 ++ drivers/net/ethernet/marvell/octeontx2/af/rvu.h | 5 + .../net/ethernet/marvell/octeontx2/af/rvu_nix.c | 14 + .../net/ethernet/marvell/octeontx2/af/rvu_npc.c | 337 +++++++++++++++++++++ 4 files changed, 375 insertions(+) diff --git a/drivers/net/ethernet/marvell/octeontx2/af/npc.h b/drivers/net/ethernet/marvell/octeontx2/af/npc.h index 58d8f0b..f98b011 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/npc.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/npc.h @@ -240,4 +240,23 @@ struct npc_kpu_pkind_cpi_def { u64 ena : 1; #endif }; + +struct nix_rx_action { +#if defined(__BIG_ENDIAN_BITFIELD) + u64 rsvd_63_61 :3; + u64 flow_key_alg :5; + u64 match_id :16; + u64 index :20; + u64 pf_func :16; + u64 op :4; +#else + u64 op :4; + u64 pf_func :16; + u64 index :20; + u64 match_id :16; + u64 flow_key_alg :5; + u64 rsvd_63_61 :3; +#endif +}; + #endif /* NPC_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h index 12391d2..e83d324 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h @@ -347,4 +347,9 @@ int rvu_npc_init(struct rvu *rvu); void rvu_npc_freemem(struct rvu *rvu); int rvu_npc_get_pkind(struct rvu *rvu, u16 pf); void rvu_npc_set_pkind(struct rvu *rvu, int pkind, struct rvu_pfvf *pfvf); +void rvu_npc_install_ucast_entry(struct rvu *rvu, u16 pcifunc, + int nixlf, u64 chan, u8 *mac_addr); +void rvu_npc_install_bcast_match_entry(struct rvu *rvu, u16 pcifunc, + int nixlf, u64 chan); +void rvu_npc_disable_mcam_entries(struct rvu *rvu, u16 pcifunc, int nixlf); #endif /* RVU_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c index 86b1e9b..fbe4ff0 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c @@ -151,13 +151,24 @@ static int nix_interface_init(struct rvu *rvu, u16 pcifunc, int type, int nixlf) break; } + /* Add a UCAST forwarding rule in MCAM with this NIXLF attached + * RVU PF/VF's MAC address. + */ + rvu_npc_install_ucast_entry(rvu, pcifunc, nixlf, + pfvf->rx_chan_base, pfvf->mac_addr); + /* Add this PF_FUNC to bcast pkt replication list */ err = nix_update_bcast_mce_list(rvu, pcifunc, true); if (err) { dev_err(rvu->dev, "Bcast list, failed to enable PF_FUNC 0x%x\n", pcifunc); + return err; } + + rvu_npc_install_bcast_match_entry(rvu, pcifunc, + nixlf, pfvf->rx_chan_base); + return 0; } @@ -172,6 +183,9 @@ static void nix_interface_deinit(struct rvu *rvu, u16 pcifunc, u8 nixlf) "Bcast list, failed to disable PF_FUNC 0x%x\n", pcifunc); } + + /* Free and disable any MCAM entries used by this NIX LF */ + rvu_npc_disable_mcam_entries(rvu, pcifunc, nixlf); } static void nix_setup_lso_tso_l3(struct rvu *rvu, int blkaddr, diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c index 1c29436..845ea98 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c @@ -26,6 +26,14 @@ #define NPC_PARSE_RESULT_DMAC_OFFSET 8 +struct mcam_entry { +#define NPC_MAX_KWS_IN_KEY 7 /* Number of keywords in max keywidth */ + u64 kw[NPC_MAX_KWS_IN_KEY]; + u64 kw_mask[NPC_MAX_KWS_IN_KEY]; + u64 action; + u64 vtag_action; +}; + void rvu_npc_set_pkind(struct rvu *rvu, int pkind, struct rvu_pfvf *pfvf) { int blkaddr; @@ -54,6 +62,335 @@ int rvu_npc_get_pkind(struct rvu *rvu, u16 pf) return -1; } +static int npc_get_nixlf_mcam_index(struct npc_mcam *mcam, + u16 pcifunc, int nixlf, int type) +{ + int pf = rvu_get_pf(pcifunc); + int index; + + /* Check if this is for a PF */ + if (pf && !(pcifunc & RVU_PFVF_FUNC_MASK)) { + /* Reserved entries exclude PF0 */ + pf--; + index = mcam->pf_offset + (pf * RSVD_MCAM_ENTRIES_PER_PF); + /* Broadcast address matching entry should be first so + * that the packet can be replicated to all VFs. + */ + if (type == NIXLF_BCAST_ENTRY) + return index; + else if (type == NIXLF_PROMISC_ENTRY) + return index + 1; + } + + return (mcam->nixlf_offset + (nixlf * RSVD_MCAM_ENTRIES_PER_NIXLF)); +} + +static int npc_get_bank(struct npc_mcam *mcam, int index) +{ + int bank = index / mcam->banksize; + + /* 0,1 & 2,3 banks are combined for this keysize */ + if (mcam->keysize == NPC_MCAM_KEY_X2) + return bank ? 2 : 0; + + return bank; +} + +static bool is_mcam_entry_enabled(struct rvu *rvu, struct npc_mcam *mcam, + int blkaddr, int index) +{ + int bank = npc_get_bank(mcam, index); + u64 cfg; + + index &= (mcam->banksize - 1); + cfg = rvu_read64(rvu, blkaddr, NPC_AF_MCAMEX_BANKX_CFG(index, bank)); + return (cfg & 1); +} + +static void npc_enable_mcam_entry(struct rvu *rvu, struct npc_mcam *mcam, + int blkaddr, int index, bool enable) +{ + int bank = npc_get_bank(mcam, index); + int actbank = bank; + + index &= (mcam->banksize - 1); + for (; bank < (actbank + mcam->banks_per_entry); bank++) { + rvu_write64(rvu, blkaddr, + NPC_AF_MCAMEX_BANKX_CFG(index, bank), + enable ? 1 : 0); + } +} + +static void npc_get_keyword(struct mcam_entry *entry, int idx, + u64 *cam0, u64 *cam1) +{ + u64 kw_mask = 0x00; + +#define CAM_MASK(n) (BIT_ULL(n) - 1) + + /* 0, 2, 4, 6 indices refer to BANKX_CAMX_W0 and + * 1, 3, 5, 7 indices refer to BANKX_CAMX_W1. + * + * Also, only 48 bits of BANKX_CAMX_W1 are valid. + */ + switch (idx) { + case 0: + /* BANK(X)_CAM_W0<63:0> = MCAM_KEY[KW0]<63:0> */ + *cam1 = entry->kw[0]; + kw_mask = entry->kw_mask[0]; + break; + case 1: + /* BANK(X)_CAM_W1<47:0> = MCAM_KEY[KW1]<47:0> */ + *cam1 = entry->kw[1] & CAM_MASK(48); + kw_mask = entry->kw_mask[1] & CAM_MASK(48); + break; + case 2: + /* BANK(X + 1)_CAM_W0<15:0> = MCAM_KEY[KW1]<63:48> + * BANK(X + 1)_CAM_W0<63:16> = MCAM_KEY[KW2]<47:0> + */ + *cam1 = (entry->kw[1] >> 48) & CAM_MASK(16); + *cam1 |= ((entry->kw[2] & CAM_MASK(48)) << 16); + kw_mask = (entry->kw_mask[1] >> 48) & CAM_MASK(16); + kw_mask |= ((entry->kw_mask[2] & CAM_MASK(48)) << 16); + break; + case 3: + /* BANK(X + 1)_CAM_W1<15:0> = MCAM_KEY[KW2]<63:48> + * BANK(X + 1)_CAM_W1<47:16> = MCAM_KEY[KW3]<31:0> + */ + *cam1 = (entry->kw[2] >> 48) & CAM_MASK(16); + *cam1 |= ((entry->kw[3] & CAM_MASK(32)) << 16); + kw_mask = (entry->kw_mask[2] >> 48) & CAM_MASK(16); + kw_mask |= ((entry->kw_mask[3] & CAM_MASK(32)) << 16); + break; + case 4: + /* BANK(X + 2)_CAM_W0<31:0> = MCAM_KEY[KW3]<63:32> + * BANK(X + 2)_CAM_W0<63:32> = MCAM_KEY[KW4]<31:0> + */ + *cam1 = (entry->kw[3] >> 32) & CAM_MASK(32); + *cam1 |= ((entry->kw[4] & CAM_MASK(32)) << 32); + kw_mask = (entry->kw_mask[3] >> 32) & CAM_MASK(32); + kw_mask |= ((entry->kw_mask[4] & CAM_MASK(32)) << 32); + break; + case 5: + /* BANK(X + 2)_CAM_W1<31:0> = MCAM_KEY[KW4]<63:32> + * BANK(X + 2)_CAM_W1<47:32> = MCAM_KEY[KW5]<15:0> + */ + *cam1 = (entry->kw[4] >> 32) & CAM_MASK(32); + *cam1 |= ((entry->kw[5] & CAM_MASK(16)) << 32); + kw_mask = (entry->kw_mask[4] >> 32) & CAM_MASK(32); + kw_mask |= ((entry->kw_mask[5] & CAM_MASK(16)) << 32); + break; + case 6: + /* BANK(X + 3)_CAM_W0<47:0> = MCAM_KEY[KW5]<63:16> + * BANK(X + 3)_CAM_W0<63:48> = MCAM_KEY[KW6]<15:0> + */ + *cam1 = (entry->kw[5] >> 16) & CAM_MASK(48); + *cam1 |= ((entry->kw[6] & CAM_MASK(16)) << 48); + kw_mask = (entry->kw_mask[5] >> 16) & CAM_MASK(48); + kw_mask |= ((entry->kw_mask[6] & CAM_MASK(16)) << 48); + break; + case 7: + /* BANK(X + 3)_CAM_W1<47:0> = MCAM_KEY[KW6]<63:16> */ + *cam1 = (entry->kw[6] >> 16) & CAM_MASK(48); + kw_mask = (entry->kw_mask[6] >> 16) & CAM_MASK(48); + break; + } + + *cam1 &= kw_mask; + *cam0 = ~*cam1 & kw_mask; +} + +static void npc_config_mcam_entry(struct rvu *rvu, struct npc_mcam *mcam, + int blkaddr, int index, u8 intf, + struct mcam_entry *entry, bool enable) +{ + int bank = npc_get_bank(mcam, index); + int kw = 0, actbank, actindex; + u64 cam0, cam1; + + actbank = bank; /* Save bank id, to set action later on */ + actindex = index; + index &= (mcam->banksize - 1); + + /* CAM1 takes the comparison value and + * CAM0 specifies match for a bit in key being '0' or '1' or 'dontcare'. + * CAM1<n> = 0 & CAM0<n> = 1 => match if key<n> = 0 + * CAM1<n> = 1 & CAM0<n> = 0 => match if key<n> = 1 + * CAM1<n> = 0 & CAM0<n> = 0 => always match i.e dontcare. + */ + for (; bank < (actbank + mcam->banks_per_entry); bank++, kw = kw + 2) { + /* Interface should be set in all banks */ + rvu_write64(rvu, blkaddr, + NPC_AF_MCAMEX_BANKX_CAMX_INTF(index, bank, 1), + intf); + rvu_write64(rvu, blkaddr, + NPC_AF_MCAMEX_BANKX_CAMX_INTF(index, bank, 0), + ~intf & 0x3); + + /* Set the match key */ + npc_get_keyword(entry, kw, &cam0, &cam1); + rvu_write64(rvu, blkaddr, + NPC_AF_MCAMEX_BANKX_CAMX_W0(index, bank, 1), cam1); + rvu_write64(rvu, blkaddr, + NPC_AF_MCAMEX_BANKX_CAMX_W0(index, bank, 0), cam0); + + npc_get_keyword(entry, kw + 1, &cam0, &cam1); + rvu_write64(rvu, blkaddr, + NPC_AF_MCAMEX_BANKX_CAMX_W1(index, bank, 1), cam1); + rvu_write64(rvu, blkaddr, + NPC_AF_MCAMEX_BANKX_CAMX_W1(index, bank, 0), cam0); + } + + /* Set 'action' */ + rvu_write64(rvu, blkaddr, + NPC_AF_MCAMEX_BANKX_ACTION(index, actbank), entry->action); + + /* Set TAG 'action' */ + rvu_write64(rvu, blkaddr, NPC_AF_MCAMEX_BANKX_TAG_ACT(index, actbank), + entry->vtag_action); + + /* Enable the entry */ + if (enable) + npc_enable_mcam_entry(rvu, mcam, blkaddr, actindex, true); + else + npc_enable_mcam_entry(rvu, mcam, blkaddr, actindex, false); +} + +static u64 npc_get_mcam_action(struct rvu *rvu, struct npc_mcam *mcam, + int blkaddr, int index) +{ + int bank = npc_get_bank(mcam, index); + + index &= (mcam->banksize - 1); + return rvu_read64(rvu, blkaddr, + NPC_AF_MCAMEX_BANKX_ACTION(index, bank)); +} + +void rvu_npc_install_ucast_entry(struct rvu *rvu, u16 pcifunc, + int nixlf, u64 chan, u8 *mac_addr) +{ + struct npc_mcam *mcam = &rvu->hw->mcam; + struct mcam_entry entry = { {0} }; + struct nix_rx_action action; + int blkaddr, index, kwi; + u64 mac = 0; + + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NPC, 0); + if (blkaddr < 0) + return; + + for (index = ETH_ALEN - 1; index >= 0; index--) + mac |= ((u64)*mac_addr++) << (8 * index); + + index = npc_get_nixlf_mcam_index(mcam, pcifunc, + nixlf, NIXLF_UCAST_ENTRY); + + /* Match ingress channel and DMAC */ + entry.kw[0] = chan; + entry.kw_mask[0] = 0xFFFULL; + + kwi = NPC_PARSE_RESULT_DMAC_OFFSET / sizeof(u64); + entry.kw[kwi] = mac; + entry.kw_mask[kwi] = BIT_ULL(48) - 1; + + /* Don't change the action if entry is already enabled + * Otherwise RSS action may get overwritten. + */ + if (is_mcam_entry_enabled(rvu, mcam, blkaddr, index)) { + *(u64 *)&action = npc_get_mcam_action(rvu, mcam, + blkaddr, index); + } else { + *(u64 *)&action = 0x00; + action.op = NIX_RX_ACTIONOP_UCAST; + action.pf_func = pcifunc; + } + + entry.action = *(u64 *)&action; + npc_config_mcam_entry(rvu, mcam, blkaddr, index, + NIX_INTF_RX, &entry, true); +} + +void rvu_npc_install_bcast_match_entry(struct rvu *rvu, u16 pcifunc, + int nixlf, u64 chan) +{ + struct npc_mcam *mcam = &rvu->hw->mcam; + struct mcam_entry entry = { {0} }; + struct nix_rx_action action; +#ifdef MCAST_MCE + struct rvu_pfvf *pfvf; +#endif + int blkaddr, index; + + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NPC, 0); + if (blkaddr < 0) + return; + + /* Only PF can add a bcast match entry */ + if (pcifunc & RVU_PFVF_FUNC_MASK) + return; +#ifdef MCAST_MCE + pfvf = rvu_get_pfvf(rvu, pcifunc & ~RVU_PFVF_FUNC_MASK); +#endif + + index = npc_get_nixlf_mcam_index(mcam, pcifunc, + nixlf, NIXLF_BCAST_ENTRY); + + /* Check for L2B bit and LMAC channel */ + entry.kw[0] = BIT_ULL(25) | chan; + entry.kw_mask[0] = BIT_ULL(25) | 0xFFFULL; + + *(u64 *)&action = 0x00; +#ifdef MCAST_MCE + /* Early silicon doesn't support pkt replication, + * so install entry with UCAST action, so that PF + * receives all broadcast packets. + */ + action.op = NIX_RX_ACTIONOP_MCAST; + action.pf_func = pcifunc; + action.index = pfvf->bcast_mce_idx; +#else + action.op = NIX_RX_ACTIONOP_UCAST; + action.pf_func = pcifunc; +#endif + + entry.action = *(u64 *)&action; + npc_config_mcam_entry(rvu, mcam, blkaddr, index, + NIX_INTF_RX, &entry, true); +} + +void rvu_npc_disable_mcam_entries(struct rvu *rvu, u16 pcifunc, int nixlf) +{ + struct npc_mcam *mcam = &rvu->hw->mcam; + struct nix_rx_action action; + int blkaddr, index, bank; + + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NPC, 0); + if (blkaddr < 0) + return; + + /* Disable ucast MCAM match entry of this PF/VF */ + index = npc_get_nixlf_mcam_index(mcam, pcifunc, + nixlf, NIXLF_UCAST_ENTRY); + npc_enable_mcam_entry(rvu, mcam, blkaddr, index, false); + + /* For PF, disable promisc and bcast MCAM match entries */ + if (!(pcifunc & RVU_PFVF_FUNC_MASK)) { + index = npc_get_nixlf_mcam_index(mcam, pcifunc, + nixlf, NIXLF_BCAST_ENTRY); + /* For bcast, disable only if it's action is not + * packet replication, incase if action is replication + * then this PF's nixlf is removed from bcast replication + * list. + */ + bank = npc_get_bank(mcam, index); + index &= (mcam->banksize - 1); + *(u64 *)&action = rvu_read64(rvu, blkaddr, + NPC_AF_MCAMEX_BANKX_ACTION(index, bank)); + if (action.op != NIX_RX_ACTIONOP_MCAST) + npc_enable_mcam_entry(rvu, mcam, blkaddr, index, false); + } +} + #define LDATA_EXTRACT_CONFIG(intf, lid, ltype, ld, cfg) \ rvu_write64(rvu, blkaddr, \ NPC_AF_INTFX_LIDX_LTX_LDX_CFG(intf, lid, ltype, ld), cfg) -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* [PATCH v2 14/17] octeontx2-af: NIX Rx flowkey configuration for RSS 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri ` (12 preceding siblings ...) 2018-10-22 17:56 ` [PATCH v2 13/17] octeontx2-af: Install ucast and bcast pkt forwarding rules sunil.kovvuri @ 2018-10-22 17:56 ` sunil.kovvuri 2018-10-22 17:56 ` [PATCH v2 15/17] octeontx2-af: Support for changing RSS algorithm sunil.kovvuri ` (3 subsequent siblings) 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:56 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Sunil Goutham From: Sunil Goutham <sgoutham@marvell.com> Configure NIX RX flowkey algorithm configuration to support RSS (receive side scaling). Currently support for only L3/L4 2-tuple and 4-tuple hash of IPv4/v6/TCP/UDP/SCTP is added. HW supports upto 32 different flowkey algorithms which SW can define, this patch defines 9. NPC RX ACTION has to point to one of these flowkey indices for RSS to work. The configuration is dependent on NPC parse result's layer info. So if NPC KPU profile changes suchthat LID/LTYPE values of above said protocols change then this configuration will most likely be effected. Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/common.h | 22 ++++ .../net/ethernet/marvell/octeontx2/af/rvu_nix.c | 135 +++++++++++++++++++++ .../net/ethernet/marvell/octeontx2/af/rvu_struct.h | 30 +++++ 3 files changed, 187 insertions(+) diff --git a/drivers/net/ethernet/marvell/octeontx2/af/common.h b/drivers/net/ethernet/marvell/octeontx2/af/common.h index 6c8150d..d39ada4 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/common.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/common.h @@ -186,4 +186,26 @@ enum nix_scheduler { #define DEFAULT_RSS_CONTEXT_GROUP 0 #define MAX_RSS_INDIR_TBL_SIZE 256 /* 1 << Max adder bits */ +/* NIX flow tag, key type flags */ +#define FLOW_KEY_TYPE_PORT BIT(0) +#define FLOW_KEY_TYPE_IPV4 BIT(1) +#define FLOW_KEY_TYPE_IPV6 BIT(2) +#define FLOW_KEY_TYPE_TCP BIT(3) +#define FLOW_KEY_TYPE_UDP BIT(4) +#define FLOW_KEY_TYPE_SCTP BIT(5) + +/* NIX flow tag algorithm indices, max is 31 */ +enum { + FLOW_KEY_ALG_PORT, + FLOW_KEY_ALG_IP, + FLOW_KEY_ALG_TCP, + FLOW_KEY_ALG_UDP, + FLOW_KEY_ALG_SCTP, + FLOW_KEY_ALG_TCP_UDP, + FLOW_KEY_ALG_TCP_SCTP, + FLOW_KEY_ALG_UDP_SCTP, + FLOW_KEY_ALG_TCP_UDP_SCTP, + FLOW_KEY_ALG_MAX, +}; + #endif /* COMMON_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c index fbe4ff0..e4c2c52 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c @@ -1536,6 +1536,139 @@ int rvu_mbox_handler_NIX_STATS_RST(struct rvu *rvu, struct msg_req *req, return 0; } +static void set_flowkey_fields(struct nix_rx_flowkey_alg *alg, u32 flow_cfg) +{ + struct nix_rx_flowkey_alg *field = NULL; + int idx, key_type; + + if (!alg) + return; + + /* FIELD0: IPv4 + * FIELD1: IPv6 + * FIELD2: TCP/UDP/SCTP/ALL + * FIELD3: Unused + * FIELD4: Unused + * + * Each of the 32 possible flow key algorithm definitions should + * fall into above incremental config (except ALG0). Otherwise a + * single NPC MCAM entry is not sufficient for supporting RSS. + * + * If a different definition or combination needed then NPC MCAM + * has to be programmed to filter such pkts and it's action should + * point to this definition to calculate flowtag or hash. + */ + for (idx = 0; idx < 32; idx++) { + key_type = flow_cfg & BIT_ULL(idx); + if (!key_type) + continue; + switch (key_type) { + case FLOW_KEY_TYPE_PORT: + field = &alg[0]; + field->sel_chan = true; + /* This should be set to 1, when SEL_CHAN is set */ + field->bytesm1 = 1; + break; + case FLOW_KEY_TYPE_IPV4: + field = &alg[0]; + field->lid = NPC_LID_LC; + field->ltype_match = NPC_LT_LC_IP; + field->hdr_offset = 12; /* SIP offset */ + field->bytesm1 = 7; /* SIP + DIP, 8 bytes */ + field->ltype_mask = 0xF; /* Match only IPv4 */ + break; + case FLOW_KEY_TYPE_IPV6: + field = &alg[1]; + field->lid = NPC_LID_LC; + field->ltype_match = NPC_LT_LC_IP6; + field->hdr_offset = 8; /* SIP offset */ + field->bytesm1 = 31; /* SIP + DIP, 32 bytes */ + field->ltype_mask = 0xF; /* Match only IPv6 */ + break; + case FLOW_KEY_TYPE_TCP: + case FLOW_KEY_TYPE_UDP: + case FLOW_KEY_TYPE_SCTP: + field = &alg[2]; + field->lid = NPC_LID_LD; + field->bytesm1 = 3; /* Sport + Dport, 4 bytes */ + if (key_type == FLOW_KEY_TYPE_TCP) + field->ltype_match |= NPC_LT_LD_TCP; + else if (key_type == FLOW_KEY_TYPE_UDP) + field->ltype_match |= NPC_LT_LD_UDP; + else if (key_type == FLOW_KEY_TYPE_SCTP) + field->ltype_match |= NPC_LT_LD_SCTP; + field->key_offset = 32; /* After IPv4/v6 SIP, DIP */ + field->ltype_mask = ~field->ltype_match; + break; + } + if (field) + field->ena = 1; + field = NULL; + } +} + +static void nix_rx_flowkey_alg_cfg(struct rvu *rvu, int blkaddr) +{ +#define FIELDS_PER_ALG 5 + u64 field[FLOW_KEY_ALG_MAX][FIELDS_PER_ALG]; + u32 flowkey_cfg, minkey_cfg; + int alg, fid; + + memset(&field, 0, sizeof(u64) * FLOW_KEY_ALG_MAX * FIELDS_PER_ALG); + + /* Only incoming channel number */ + flowkey_cfg = FLOW_KEY_TYPE_PORT; + set_flowkey_fields((void *)&field[FLOW_KEY_ALG_PORT], flowkey_cfg); + + /* For a incoming pkt if none of the fields match then flowkey + * will be zero, hence tag generated will also be zero. + * RSS entry at rsse_index = NIX_AF_LF()_RSS_GRP()[OFFSET] will + * be used to queue the packet. + */ + + /* IPv4/IPv6 SIP/DIPs */ + flowkey_cfg = FLOW_KEY_TYPE_IPV4 | FLOW_KEY_TYPE_IPV6; + set_flowkey_fields((void *)&field[FLOW_KEY_ALG_IP], flowkey_cfg); + + /* TCPv4/v6 4-tuple, SIP, DIP, Sport, Dport */ + minkey_cfg = flowkey_cfg; + flowkey_cfg = minkey_cfg | FLOW_KEY_TYPE_TCP; + set_flowkey_fields((void *)&field[FLOW_KEY_ALG_TCP], flowkey_cfg); + + /* UDPv4/v6 4-tuple, SIP, DIP, Sport, Dport */ + flowkey_cfg = minkey_cfg | FLOW_KEY_TYPE_UDP; + set_flowkey_fields((void *)&field[FLOW_KEY_ALG_UDP], flowkey_cfg); + + /* SCTPv4/v6 4-tuple, SIP, DIP, Sport, Dport */ + flowkey_cfg = minkey_cfg | FLOW_KEY_TYPE_SCTP; + set_flowkey_fields((void *)&field[FLOW_KEY_ALG_SCTP], flowkey_cfg); + + /* TCP/UDP v4/v6 4-tuple, rest IP pkts 2-tuple */ + flowkey_cfg = minkey_cfg | FLOW_KEY_TYPE_TCP | FLOW_KEY_TYPE_UDP; + set_flowkey_fields((void *)&field[FLOW_KEY_ALG_TCP_UDP], flowkey_cfg); + + /* TCP/SCTP v4/v6 4-tuple, rest IP pkts 2-tuple */ + flowkey_cfg = minkey_cfg | FLOW_KEY_TYPE_TCP | FLOW_KEY_TYPE_SCTP; + set_flowkey_fields((void *)&field[FLOW_KEY_ALG_TCP_SCTP], flowkey_cfg); + + /* UDP/SCTP v4/v6 4-tuple, rest IP pkts 2-tuple */ + flowkey_cfg = minkey_cfg | FLOW_KEY_TYPE_UDP | FLOW_KEY_TYPE_SCTP; + set_flowkey_fields((void *)&field[FLOW_KEY_ALG_UDP_SCTP], flowkey_cfg); + + /* TCP/UDP/SCTP v4/v6 4-tuple, rest IP pkts 2-tuple */ + flowkey_cfg = minkey_cfg | FLOW_KEY_TYPE_TCP | + FLOW_KEY_TYPE_UDP | FLOW_KEY_TYPE_SCTP; + set_flowkey_fields((void *)&field[FLOW_KEY_ALG_TCP_UDP_SCTP], + flowkey_cfg); + + for (alg = 0; alg < FLOW_KEY_ALG_MAX; alg++) { + for (fid = 0; fid < FIELDS_PER_ALG; fid++) + rvu_write64(rvu, blkaddr, + NIX_AF_RX_FLOW_KEY_ALGX_FIELDX(alg, fid), + field[alg][fid]); + } +} + static int nix_calibrate_x2p(struct rvu *rvu, int blkaddr) { int idx, err; @@ -1678,6 +1811,8 @@ int rvu_nix_init(struct rvu *rvu) (NPC_LID_LD << 8) | (NPC_LT_LD_TCP << 4) | 0x0F); rvu_write64(rvu, blkaddr, NIX_AF_RX_DEF_OIP4, (NPC_LID_LC << 8) | (NPC_LT_LC_IP << 4) | 0x0F); + + nix_rx_flowkey_alg_cfg(rvu, blkaddr); } return 0; } diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_struct.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu_struct.h index bb2836e..f920dac 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_struct.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_struct.h @@ -879,6 +879,36 @@ struct nix_lso_format { #endif }; +struct nix_rx_flowkey_alg { +#if defined(__BIG_ENDIAN_BITFIELD) + u64 reserved_35_63 :29; + u64 ltype_match :4; + u64 ltype_mask :4; + u64 sel_chan :1; + u64 ena :1; + u64 reserved_24_24 :1; + u64 lid :3; + u64 bytesm1 :5; + u64 hdr_offset :8; + u64 fn_mask :1; + u64 ln_mask :1; + u64 key_offset :6; +#else + u64 key_offset :6; + u64 ln_mask :1; + u64 fn_mask :1; + u64 hdr_offset :8; + u64 bytesm1 :5; + u64 lid :3; + u64 reserved_24_24 :1; + u64 ena :1; + u64 sel_chan :1; + u64 ltype_mask :4; + u64 ltype_match :4; + u64 reserved_35_63 :29; +#endif +}; + /* NIX VTAG size */ enum nix_vtag_size { VTAGSIZE_T4 = 0x0, -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* [PATCH v2 15/17] octeontx2-af: Support for changing RSS algorithm 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri ` (13 preceding siblings ...) 2018-10-22 17:56 ` [PATCH v2 14/17] octeontx2-af: NIX Rx flowkey configuration for RSS sunil.kovvuri @ 2018-10-22 17:56 ` sunil.kovvuri 2018-10-22 17:56 ` [PATCH v2 16/17] octeontx2-af: Support for setting MAC address sunil.kovvuri ` (2 subsequent siblings) 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:56 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Sunil Goutham From: Sunil Goutham <sgoutham@marvell.com> This patch adds support for a RVU PF/VF to change NIX Rx flowkey algorithm index in NPC RX RSS_ACTION. eg: a ethtool command changing RSS algorithm for a netdev interface would trigger this change in NPC. If PF/VF doesn't specify any MCAM entry index then default UCAST entry of the NIXLF attached to PF/VF will be updated with RSS_ACTION and flowkey index. Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/mbox.h | 10 ++++- drivers/net/ethernet/marvell/octeontx2/af/rvu.h | 5 +++ .../net/ethernet/marvell/octeontx2/af/rvu_nix.c | 51 ++++++++++++++++++++++ .../net/ethernet/marvell/octeontx2/af/rvu_npc.c | 43 ++++++++++++++++++ 4 files changed, 108 insertions(+), 1 deletion(-) diff --git a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h index 0e2552c..32d70bf 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h @@ -157,7 +157,8 @@ M(NIX_TXSCH_ALLOC, 0x8004, nix_txsch_alloc_req, nix_txsch_alloc_rsp) \ M(NIX_TXSCH_FREE, 0x8005, nix_txsch_free_req, msg_rsp) \ M(NIX_TXSCHQ_CFG, 0x8006, nix_txschq_config, msg_rsp) \ M(NIX_STATS_RST, 0x8007, msg_req, msg_rsp) \ -M(NIX_VTAG_CFG, 0x8008, nix_vtag_config, msg_rsp) +M(NIX_VTAG_CFG, 0x8008, nix_vtag_config, msg_rsp) \ +M(NIX_RSS_FLOWKEY_CFG, 0x8009, nix_rss_flowkey_cfg, msg_rsp) /* Messages initiated by AF (range 0xC00 - 0xDFF) */ #define MBOX_UP_CGX_MESSAGES \ @@ -499,4 +500,11 @@ struct nix_vtag_config { }; }; +struct nix_rss_flowkey_cfg { + struct mbox_msghdr hdr; + int mcam_index; /* MCAM entry index to modify */ + u32 flowkey_cfg; /* Flowkey types selected */ + u8 group; /* RSS context or group */ +}; + #endif /* MBOX_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h index e83d324..b169657 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h @@ -341,6 +341,9 @@ int rvu_mbox_handler_NIX_STATS_RST(struct rvu *rvu, struct msg_req *req, int rvu_mbox_handler_NIX_VTAG_CFG(struct rvu *rvu, struct nix_vtag_config *req, struct msg_rsp *rsp); +int rvu_mbox_handler_NIX_RSS_FLOWKEY_CFG(struct rvu *rvu, + struct nix_rss_flowkey_cfg *req, + struct msg_rsp *rsp); /* NPC APIs */ int rvu_npc_init(struct rvu *rvu); @@ -352,4 +355,6 @@ void rvu_npc_install_ucast_entry(struct rvu *rvu, u16 pcifunc, void rvu_npc_install_bcast_match_entry(struct rvu *rvu, u16 pcifunc, int nixlf, u64 chan); void rvu_npc_disable_mcam_entries(struct rvu *rvu, u16 pcifunc, int nixlf); +void rvu_npc_update_flowkey_alg_idx(struct rvu *rvu, u16 pcifunc, int nixlf, + int group, int alg_idx, int mcam_index); #endif /* RVU_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c index e4c2c52..d4dcdbb 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c @@ -1536,6 +1536,57 @@ int rvu_mbox_handler_NIX_STATS_RST(struct rvu *rvu, struct msg_req *req, return 0; } +/* Returns the ALG index to be set into NPC_RX_ACTION */ +static int get_flowkey_alg_idx(u32 flow_cfg) +{ + u32 ip_cfg; + + flow_cfg &= ~FLOW_KEY_TYPE_PORT; + ip_cfg = FLOW_KEY_TYPE_IPV4 | FLOW_KEY_TYPE_IPV6; + if (flow_cfg == ip_cfg) + return FLOW_KEY_ALG_IP; + else if (flow_cfg == (ip_cfg | FLOW_KEY_TYPE_TCP)) + return FLOW_KEY_ALG_TCP; + else if (flow_cfg == (ip_cfg | FLOW_KEY_TYPE_UDP)) + return FLOW_KEY_ALG_UDP; + else if (flow_cfg == (ip_cfg | FLOW_KEY_TYPE_SCTP)) + return FLOW_KEY_ALG_SCTP; + else if (flow_cfg == (ip_cfg | FLOW_KEY_TYPE_TCP | FLOW_KEY_TYPE_UDP)) + return FLOW_KEY_ALG_TCP_UDP; + else if (flow_cfg == (ip_cfg | FLOW_KEY_TYPE_TCP | FLOW_KEY_TYPE_SCTP)) + return FLOW_KEY_ALG_TCP_SCTP; + else if (flow_cfg == (ip_cfg | FLOW_KEY_TYPE_UDP | FLOW_KEY_TYPE_SCTP)) + return FLOW_KEY_ALG_UDP_SCTP; + else if (flow_cfg == (ip_cfg | FLOW_KEY_TYPE_TCP | + FLOW_KEY_TYPE_UDP | FLOW_KEY_TYPE_SCTP)) + return FLOW_KEY_ALG_TCP_UDP_SCTP; + + return FLOW_KEY_ALG_PORT; +} + +int rvu_mbox_handler_NIX_RSS_FLOWKEY_CFG(struct rvu *rvu, + struct nix_rss_flowkey_cfg *req, + struct msg_rsp *rsp) +{ + struct rvu_hwinfo *hw = rvu->hw; + u16 pcifunc = req->hdr.pcifunc; + int alg_idx, nixlf, blkaddr; + + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NIX, pcifunc); + if (blkaddr < 0) + return NIX_AF_ERR_AF_LF_INVALID; + + nixlf = rvu_get_lf(rvu, &hw->block[blkaddr], pcifunc, 0); + if (nixlf < 0) + return NIX_AF_ERR_AF_LF_INVALID; + + alg_idx = get_flowkey_alg_idx(req->flowkey_cfg); + + rvu_npc_update_flowkey_alg_idx(rvu, pcifunc, nixlf, req->group, + alg_idx, req->mcam_index); + return 0; +} + static void set_flowkey_fields(struct nix_rx_flowkey_alg *alg, u32 flow_cfg) { struct nix_rx_flowkey_alg *field = NULL; diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c index 845ea98..a22eeb8 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c @@ -358,6 +358,49 @@ void rvu_npc_install_bcast_match_entry(struct rvu *rvu, u16 pcifunc, NIX_INTF_RX, &entry, true); } +void rvu_npc_update_flowkey_alg_idx(struct rvu *rvu, u16 pcifunc, int nixlf, + int group, int alg_idx, int mcam_index) +{ + struct npc_mcam *mcam = &rvu->hw->mcam; + struct nix_rx_action action; + int blkaddr, index, bank; + + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NPC, 0); + if (blkaddr < 0) + return; + + /* Check if this is for reserved default entry */ + if (mcam_index < 0) { + if (group != DEFAULT_RSS_CONTEXT_GROUP) + return; + index = npc_get_nixlf_mcam_index(mcam, pcifunc, + nixlf, NIXLF_UCAST_ENTRY); + } else { + /* TODO: validate this mcam index */ + index = mcam_index; + } + + if (index >= mcam->total_entries) + return; + + bank = npc_get_bank(mcam, index); + index &= (mcam->banksize - 1); + + *(u64 *)&action = rvu_read64(rvu, blkaddr, + NPC_AF_MCAMEX_BANKX_ACTION(index, bank)); + /* Ignore if no action was set earlier */ + if (!*(u64 *)&action) + return; + + action.op = NIX_RX_ACTIONOP_RSS; + action.pf_func = pcifunc; + action.index = group; + action.flow_key_alg = alg_idx; + + rvu_write64(rvu, blkaddr, + NPC_AF_MCAMEX_BANKX_ACTION(index, bank), *(u64 *)&action); +} + void rvu_npc_disable_mcam_entries(struct rvu *rvu, u16 pcifunc, int nixlf) { struct npc_mcam *mcam = &rvu->hw->mcam; -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* [PATCH v2 16/17] octeontx2-af: Support for setting MAC address 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri ` (14 preceding siblings ...) 2018-10-22 17:56 ` [PATCH v2 15/17] octeontx2-af: Support for changing RSS algorithm sunil.kovvuri @ 2018-10-22 17:56 ` sunil.kovvuri 2018-10-22 17:56 ` [PATCH v2 17/17] octeontx2-af: Support for NIXLF's UCAST/PROMISC/ALLMULTI modes sunil.kovvuri 2018-10-23 3:19 ` [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization David Miller 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:56 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Sunil Goutham From: Sunil Goutham <sgoutham@marvell.com> Added a new mailbox message for a PF/VF to set/update it's NIXLF's MAC address. Also updates unicast NPC MCAM entry with this address as matching DMAC. Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/mbox.h | 8 ++++++- drivers/net/ethernet/marvell/octeontx2/af/rvu.h | 3 +++ .../net/ethernet/marvell/octeontx2/af/rvu_nix.c | 25 ++++++++++++++++++++++ 3 files changed, 35 insertions(+), 1 deletion(-) diff --git a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h index 32d70bf..afa2ead 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h @@ -158,7 +158,8 @@ M(NIX_TXSCH_FREE, 0x8005, nix_txsch_free_req, msg_rsp) \ M(NIX_TXSCHQ_CFG, 0x8006, nix_txschq_config, msg_rsp) \ M(NIX_STATS_RST, 0x8007, msg_req, msg_rsp) \ M(NIX_VTAG_CFG, 0x8008, nix_vtag_config, msg_rsp) \ -M(NIX_RSS_FLOWKEY_CFG, 0x8009, nix_rss_flowkey_cfg, msg_rsp) +M(NIX_RSS_FLOWKEY_CFG, 0x8009, nix_rss_flowkey_cfg, msg_rsp) \ +M(NIX_SET_MAC_ADDR, 0x800a, nix_set_mac_addr, msg_rsp) /* Messages initiated by AF (range 0xC00 - 0xDFF) */ #define MBOX_UP_CGX_MESSAGES \ @@ -507,4 +508,9 @@ struct nix_rss_flowkey_cfg { u8 group; /* RSS context or group */ }; +struct nix_set_mac_addr { + struct mbox_msghdr hdr; + u8 mac_addr[ETH_ALEN]; /* MAC address to be set for this pcifunc */ +}; + #endif /* MBOX_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h index b169657..93e6891 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h @@ -344,6 +344,9 @@ int rvu_mbox_handler_NIX_VTAG_CFG(struct rvu *rvu, int rvu_mbox_handler_NIX_RSS_FLOWKEY_CFG(struct rvu *rvu, struct nix_rss_flowkey_cfg *req, struct msg_rsp *rsp); +int rvu_mbox_handler_NIX_SET_MAC_ADDR(struct rvu *rvu, + struct nix_set_mac_addr *req, + struct msg_rsp *rsp); /* NPC APIs */ int rvu_npc_init(struct rvu *rvu); diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c index d4dcdbb..3caf81b 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c @@ -1720,6 +1720,31 @@ static void nix_rx_flowkey_alg_cfg(struct rvu *rvu, int blkaddr) } } +int rvu_mbox_handler_NIX_SET_MAC_ADDR(struct rvu *rvu, + struct nix_set_mac_addr *req, + struct msg_rsp *rsp) +{ + struct rvu_hwinfo *hw = rvu->hw; + u16 pcifunc = req->hdr.pcifunc; + struct rvu_pfvf *pfvf; + int blkaddr, nixlf; + + pfvf = rvu_get_pfvf(rvu, pcifunc); + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NIX, pcifunc); + if (!pfvf->nixlf || blkaddr < 0) + return NIX_AF_ERR_AF_LF_INVALID; + + nixlf = rvu_get_lf(rvu, &hw->block[blkaddr], pcifunc, 0); + if (nixlf < 0) + return NIX_AF_ERR_AF_LF_INVALID; + + ether_addr_copy(pfvf->mac_addr, req->mac_addr); + + rvu_npc_install_ucast_entry(rvu, pcifunc, nixlf, + pfvf->rx_chan_base, req->mac_addr); + return 0; +} + static int nix_calibrate_x2p(struct rvu *rvu, int blkaddr) { int idx, err; -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* [PATCH v2 17/17] octeontx2-af: Support for NIXLF's UCAST/PROMISC/ALLMULTI modes 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri ` (15 preceding siblings ...) 2018-10-22 17:56 ` [PATCH v2 16/17] octeontx2-af: Support for setting MAC address sunil.kovvuri @ 2018-10-22 17:56 ` sunil.kovvuri 2018-10-23 3:19 ` [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization David Miller 17 siblings, 0 replies; 32+ messages in thread From: sunil.kovvuri @ 2018-10-22 17:56 UTC (permalink / raw) To: netdev, davem; +Cc: arnd, linux-soc, Sunil Goutham From: Sunil Goutham <sgoutham@marvell.com> By default NIXLF is set in UCAST mode. This patch adds a new mailbox message which when sent by a RVU PF changes this default mode. When promiscuous mode is needed, the reserved promisc entry for each of RVU PF is setup to match against ingress channel number only, so that all pkts on that channel are accepted and forwarded to the mode change requesting PF_FUNC's NIXLF. PROMISC and ALLMULTI modes are supported only for PFs, for VFs only UCAST mode is supported. Signed-off-by: Sunil Goutham <sgoutham@marvell.com> --- drivers/net/ethernet/marvell/octeontx2/af/mbox.h | 11 ++++- drivers/net/ethernet/marvell/octeontx2/af/rvu.h | 5 ++ .../net/ethernet/marvell/octeontx2/af/rvu_nix.c | 33 +++++++++++++ .../net/ethernet/marvell/octeontx2/af/rvu_npc.c | 57 ++++++++++++++++++++++ 4 files changed, 105 insertions(+), 1 deletion(-) diff --git a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h index afa2ead..a15a59c 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/mbox.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/mbox.h @@ -159,7 +159,8 @@ M(NIX_TXSCHQ_CFG, 0x8006, nix_txschq_config, msg_rsp) \ M(NIX_STATS_RST, 0x8007, msg_req, msg_rsp) \ M(NIX_VTAG_CFG, 0x8008, nix_vtag_config, msg_rsp) \ M(NIX_RSS_FLOWKEY_CFG, 0x8009, nix_rss_flowkey_cfg, msg_rsp) \ -M(NIX_SET_MAC_ADDR, 0x800a, nix_set_mac_addr, msg_rsp) +M(NIX_SET_MAC_ADDR, 0x800a, nix_set_mac_addr, msg_rsp) \ +M(NIX_SET_RX_MODE, 0x800b, nix_rx_mode, msg_rsp) /* Messages initiated by AF (range 0xC00 - 0xDFF) */ #define MBOX_UP_CGX_MESSAGES \ @@ -513,4 +514,12 @@ struct nix_set_mac_addr { u8 mac_addr[ETH_ALEN]; /* MAC address to be set for this pcifunc */ }; +struct nix_rx_mode { + struct mbox_msghdr hdr; +#define NIX_RX_MODE_UCAST BIT(0) +#define NIX_RX_MODE_PROMISC BIT(1) +#define NIX_RX_MODE_ALLMULTI BIT(2) + u16 mode; +}; + #endif /* MBOX_H */ diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h index 93e6891..2c0580c 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu.h +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu.h @@ -347,6 +347,8 @@ int rvu_mbox_handler_NIX_RSS_FLOWKEY_CFG(struct rvu *rvu, int rvu_mbox_handler_NIX_SET_MAC_ADDR(struct rvu *rvu, struct nix_set_mac_addr *req, struct msg_rsp *rsp); +int rvu_mbox_handler_NIX_SET_RX_MODE(struct rvu *rvu, struct nix_rx_mode *req, + struct msg_rsp *rsp); /* NPC APIs */ int rvu_npc_init(struct rvu *rvu); @@ -355,6 +357,9 @@ int rvu_npc_get_pkind(struct rvu *rvu, u16 pf); void rvu_npc_set_pkind(struct rvu *rvu, int pkind, struct rvu_pfvf *pfvf); void rvu_npc_install_ucast_entry(struct rvu *rvu, u16 pcifunc, int nixlf, u64 chan, u8 *mac_addr); +void rvu_npc_install_promisc_entry(struct rvu *rvu, u16 pcifunc, + int nixlf, u64 chan, bool allmulti); +void rvu_npc_disable_promisc_entry(struct rvu *rvu, u16 pcifunc, int nixlf); void rvu_npc_install_bcast_match_entry(struct rvu *rvu, u16 pcifunc, int nixlf, u64 chan); void rvu_npc_disable_mcam_entries(struct rvu *rvu, u16 pcifunc, int nixlf); diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c index 3caf81b..8890c95 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_nix.c @@ -1745,6 +1745,39 @@ int rvu_mbox_handler_NIX_SET_MAC_ADDR(struct rvu *rvu, return 0; } +int rvu_mbox_handler_NIX_SET_RX_MODE(struct rvu *rvu, struct nix_rx_mode *req, + struct msg_rsp *rsp) +{ + bool allmulti = false, disable_promisc = false; + struct rvu_hwinfo *hw = rvu->hw; + u16 pcifunc = req->hdr.pcifunc; + struct rvu_pfvf *pfvf; + int blkaddr, nixlf; + + pfvf = rvu_get_pfvf(rvu, pcifunc); + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NIX, pcifunc); + if (!pfvf->nixlf || blkaddr < 0) + return NIX_AF_ERR_AF_LF_INVALID; + + nixlf = rvu_get_lf(rvu, &hw->block[blkaddr], pcifunc, 0); + if (nixlf < 0) + return NIX_AF_ERR_AF_LF_INVALID; + + if (req->mode & NIX_RX_MODE_PROMISC) + allmulti = false; + else if (req->mode & NIX_RX_MODE_ALLMULTI) + allmulti = true; + else + disable_promisc = true; + + if (disable_promisc) + rvu_npc_disable_promisc_entry(rvu, pcifunc, nixlf); + else + rvu_npc_install_promisc_entry(rvu, pcifunc, nixlf, + pfvf->rx_chan_base, allmulti); + return 0; +} + static int nix_calibrate_x2p(struct rvu *rvu, int blkaddr) { int idx, err; diff --git a/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c b/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c index a22eeb8..23ff47f 100644 --- a/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c +++ b/drivers/net/ethernet/marvell/octeontx2/af/rvu_npc.c @@ -310,6 +310,61 @@ void rvu_npc_install_ucast_entry(struct rvu *rvu, u16 pcifunc, NIX_INTF_RX, &entry, true); } +void rvu_npc_install_promisc_entry(struct rvu *rvu, u16 pcifunc, + int nixlf, u64 chan, bool allmulti) +{ + struct npc_mcam *mcam = &rvu->hw->mcam; + struct mcam_entry entry = { {0} }; + struct nix_rx_action action; + int blkaddr, index, kwi; + + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NPC, 0); + if (blkaddr < 0) + return; + + /* Only PF or AF VF can add a promiscuous entry */ + if (pcifunc & RVU_PFVF_FUNC_MASK) + return; + + index = npc_get_nixlf_mcam_index(mcam, pcifunc, + nixlf, NIXLF_PROMISC_ENTRY); + + entry.kw[0] = chan; + entry.kw_mask[0] = 0xFFFULL; + + if (allmulti) { + kwi = NPC_PARSE_RESULT_DMAC_OFFSET / sizeof(u64); + entry.kw[kwi] = BIT_ULL(40); /* LSB bit of 1st byte in DMAC */ + entry.kw_mask[kwi] = BIT_ULL(40); + } + + *(u64 *)&action = 0x00; + action.op = NIX_RX_ACTIONOP_UCAST; + action.pf_func = pcifunc; + + entry.action = *(u64 *)&action; + npc_config_mcam_entry(rvu, mcam, blkaddr, index, + NIX_INTF_RX, &entry, true); +} + +void rvu_npc_disable_promisc_entry(struct rvu *rvu, u16 pcifunc, int nixlf) +{ + struct npc_mcam *mcam = &rvu->hw->mcam; + int blkaddr, index; + + blkaddr = rvu_get_blkaddr(rvu, BLKTYPE_NPC, 0); + if (blkaddr < 0) + return; + + /* Only PF's have a promiscuous entry */ + if (pcifunc & RVU_PFVF_FUNC_MASK) + return; + + index = npc_get_nixlf_mcam_index(mcam, pcifunc, + nixlf, NIXLF_PROMISC_ENTRY); + npc_enable_mcam_entry(rvu, mcam, blkaddr, index, false); +} + void rvu_npc_install_bcast_match_entry(struct rvu *rvu, u16 pcifunc, int nixlf, u64 chan) { @@ -431,6 +486,8 @@ void rvu_npc_disable_mcam_entries(struct rvu *rvu, u16 pcifunc, int nixlf) NPC_AF_MCAMEX_BANKX_ACTION(index, bank)); if (action.op != NIX_RX_ACTIONOP_MCAST) npc_enable_mcam_entry(rvu, mcam, blkaddr, index, false); + + rvu_npc_disable_promisc_entry(rvu, pcifunc, nixlf); } } -- 2.7.4 ^ permalink raw reply related [flat|nested] 32+ messages in thread
* Re: [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri ` (16 preceding siblings ...) 2018-10-22 17:56 ` [PATCH v2 17/17] octeontx2-af: Support for NIXLF's UCAST/PROMISC/ALLMULTI modes sunil.kovvuri @ 2018-10-23 3:19 ` David Miller 2018-10-26 12:54 ` Arnd Bergmann 17 siblings, 1 reply; 32+ messages in thread From: David Miller @ 2018-10-23 3:19 UTC (permalink / raw) To: sunil.kovvuri; +Cc: netdev, arnd, linux-soc, sgoutham From: sunil.kovvuri@gmail.com Date: Mon, 22 Oct 2018 23:25:47 +0530 > From: Sunil Goutham <sgoutham@marvell.com> > > This patchset is a continuation to earlier submitted two patch > series to add a new driver for Marvell's OcteonTX2 SOC's > Resource virtualization unit (RVU) admin function driver. > > 1. octeontx2-af: Add RVU Admin Function driver > https://www.spinics.net/lists/netdev/msg528272.html > 2. octeontx2-af: NPA and NIX blocks initialization > https://www.spinics.net/lists/netdev/msg529163.html > > This patch series adds more NIX block configuration logic > and additionally adds NPC block parser profile configuration. > In brief below is what this series adds. > NIX block: > - Support for PF/VF to allocate/free transmit scheduler queues, > maintenance and their configuration. > - Adds support for packet replication lists, only broadcast > packets is covered for now. > - Defines few RSS flow algorithms for HW to distribute packets. > This is not the hash algorithsm (i.e toeplitz or crc32), here SW > defines what fields in packet should HW take and calculate the hash. > - Support for PF/VF to configure VTAG strip and capture capabilities. > - Reset NIXLF statastics. > > NPC block: > This block has multiple parser engines which support packet parsing > at multiple layers and generates a parse result which is further used > to generate a key. Based on packet field offsets in the key, SW can > install packet forwarding rules. > This patch series adds > - Initial parser profile to be programmed into parser engines. > - Default forwarding rules to forward packets to different logical > interfaces having a NIXLF attached. > - Support for promiscuous and multicast modes. > > Changes from v1: > 1 Fixed kernel build failure when compiled with BIG_ENDIAN enabled. > - Reported by Kbuild test robot > 2 Fixed a warning observed when kernel is built with -Wunused-but-set-variable Series applied. ^ permalink raw reply [flat|nested] 32+ messages in thread
* Re: [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization 2018-10-23 3:19 ` [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization David Miller @ 2018-10-26 12:54 ` Arnd Bergmann 2018-10-26 13:29 ` Sunil Kovvuri 0 siblings, 1 reply; 32+ messages in thread From: Arnd Bergmann @ 2018-10-26 12:54 UTC (permalink / raw) To: David Miller; +Cc: sunil.kovvuri, netdev, linux-soc, sgoutham On 10/23/18, David Miller <davem@davemloft.net> wrote: > From: sunil.kovvuri@gmail.com > Date: Mon, 22 Oct 2018 23:25:47 +0530 > >> From: Sunil Goutham <sgoutham@marvell.com> >> >> This patchset is a continuation to earlier submitted two patch >> series to add a new driver for Marvell's OcteonTX2 SOC's >> Resource virtualization unit (RVU) admin function driver. >> >> 1. octeontx2-af: Add RVU Admin Function driver >> https://www.spinics.net/lists/netdev/msg528272.html >> 2. octeontx2-af: NPA and NIX blocks initialization >> https://www.spinics.net/lists/netdev/msg529163.html >> >> This patch series adds more NIX block configuration logic >> and additionally adds NPC block parser profile configuration. >> In brief below is what this series adds. >> NIX block: >> - Support for PF/VF to allocate/free transmit scheduler queues, >> maintenance and their configuration. >> - Adds support for packet replication lists, only broadcast >> packets is covered for now. >> - Defines few RSS flow algorithms for HW to distribute packets. >> This is not the hash algorithsm (i.e toeplitz or crc32), here SW >> defines what fields in packet should HW take and calculate the hash. >> - Support for PF/VF to configure VTAG strip and capture capabilities. >> - Reset NIXLF statastics. >> >> NPC block: >> This block has multiple parser engines which support packet parsing >> at multiple layers and generates a parse result which is further used >> to generate a key. Based on packet field offsets in the key, SW can >> install packet forwarding rules. >> This patch series adds >> - Initial parser profile to be programmed into parser engines. >> - Default forwarding rules to forward packets to different logical >> interfaces having a NIXLF attached. >> - Support for promiscuous and multicast modes. >> >> Changes from v1: >> 1 Fixed kernel build failure when compiled with BIG_ENDIAN enabled. >> - Reported by Kbuild test robot >> 2 Fixed a warning observed when kernel is built with >> -Wunused-but-set-variable > > Series applied. I see this has been applied, but I'd still like to understand better how the configuration interface is expected to work once the driver is complete. In particular, so far the interfaces all assume that configuration is done through the mailbox between PCI devices, which could be done from a virtual machine kernel with access to PCI, or through the use of VFIO from a user application. Is that the only method of configuring it that you support, or will there also be a devlink based interface or something like that to configure the aspects of a virtual device that should not be accessible to the VF itself? Arnd ^ permalink raw reply [flat|nested] 32+ messages in thread
* Re: [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization 2018-10-26 12:54 ` Arnd Bergmann @ 2018-10-26 13:29 ` Sunil Kovvuri 2018-10-26 14:04 ` Arnd Bergmann 0 siblings, 1 reply; 32+ messages in thread From: Sunil Kovvuri @ 2018-10-26 13:29 UTC (permalink / raw) To: Arnd Bergmann Cc: David S. Miller, Linux Netdev List, linux-soc, Sunil Goutham On Fri, Oct 26, 2018 at 6:24 PM Arnd Bergmann <arnd@arndb.de> wrote: > > On 10/23/18, David Miller <davem@davemloft.net> wrote: > > From: sunil.kovvuri@gmail.com > > Date: Mon, 22 Oct 2018 23:25:47 +0530 > > > >> From: Sunil Goutham <sgoutham@marvell.com> > >> > >> This patchset is a continuation to earlier submitted two patch > >> series to add a new driver for Marvell's OcteonTX2 SOC's > >> Resource virtualization unit (RVU) admin function driver. > >> > >> 1. octeontx2-af: Add RVU Admin Function driver > >> https://www.spinics.net/lists/netdev/msg528272.html > >> 2. octeontx2-af: NPA and NIX blocks initialization > >> https://www.spinics.net/lists/netdev/msg529163.html > >> > >> This patch series adds more NIX block configuration logic > >> and additionally adds NPC block parser profile configuration. > >> In brief below is what this series adds. > >> NIX block: > >> - Support for PF/VF to allocate/free transmit scheduler queues, > >> maintenance and their configuration. > >> - Adds support for packet replication lists, only broadcast > >> packets is covered for now. > >> - Defines few RSS flow algorithms for HW to distribute packets. > >> This is not the hash algorithsm (i.e toeplitz or crc32), here SW > >> defines what fields in packet should HW take and calculate the hash. > >> - Support for PF/VF to configure VTAG strip and capture capabilities. > >> - Reset NIXLF statastics. > >> > >> NPC block: > >> This block has multiple parser engines which support packet parsing > >> at multiple layers and generates a parse result which is further used > >> to generate a key. Based on packet field offsets in the key, SW can > >> install packet forwarding rules. > >> This patch series adds > >> - Initial parser profile to be programmed into parser engines. > >> - Default forwarding rules to forward packets to different logical > >> interfaces having a NIXLF attached. > >> - Support for promiscuous and multicast modes. > >> > >> Changes from v1: > >> 1 Fixed kernel build failure when compiled with BIG_ENDIAN enabled. > >> - Reported by Kbuild test robot > >> 2 Fixed a warning observed when kernel is built with > >> -Wunused-but-set-variable > > > > Series applied. > > I see this has been applied, but I'd still like to understand better how the > configuration interface is expected to work once the driver is complete. > > In particular, so far the interfaces all assume that configuration is > done through the mailbox between PCI devices, which could be done > from a virtual machine kernel with access to PCI, or through the use > of VFIO from a user application. > > Is that the only method of configuring it that you support, or will there > also be a devlink based interface or something like that to configure > the aspects of a virtual device that should not be accessible to the > VF itself? > > Arnd As of now it's only mbox based configuration that is supported. Thanks, Sunil. ^ permalink raw reply [flat|nested] 32+ messages in thread
* Re: [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization 2018-10-26 13:29 ` Sunil Kovvuri @ 2018-10-26 14:04 ` Arnd Bergmann 2018-10-26 15:47 ` Andrew Lunn ` (2 more replies) 0 siblings, 3 replies; 32+ messages in thread From: Arnd Bergmann @ 2018-10-26 14:04 UTC (permalink / raw) To: Sunil Kovvuri Cc: David S. Miller, Linux Netdev List, linux-soc, Sunil Goutham On 10/26/18, Sunil Kovvuri <sunil.kovvuri@gmail.com> wrote: > On Fri, Oct 26, 2018 at 6:24 PM Arnd Bergmann <arnd@arndb.de> wrote: >> >> I see this has been applied, but I'd still like to understand better how >> the >> configuration interface is expected to work once the driver is complete. >> >> In particular, so far the interfaces all assume that configuration is >> done through the mailbox between PCI devices, which could be done >> from a virtual machine kernel with access to PCI, or through the use >> of VFIO from a user application. >> >> Is that the only method of configuring it that you support, or will there >> also be a devlink based interface or something like that to configure >> the aspects of a virtual device that should not be accessible to the >> VF itself? >> > > > As of now it's only mbox based configuration that is supported. Ok, thanks for the clarification. Does this mean that you intend to have user space tools that use the mbox based interface on VFIO devices to perform configuration for virtual network devices, or just that the configuration interface is something that needs to be designed later? I fear that setting a precedent of using the mbox for user-level configuration management would mean that we would have to treat each of these interfaces as an ABI, which in turn requires much deeper review as well as raising the fundamental question on how this should be done across drivers. The mailbox interface seem inherently nonportable to other hardware here, which is a significant downside. Arnd ^ permalink raw reply [flat|nested] 32+ messages in thread
* Re: [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization 2018-10-26 14:04 ` Arnd Bergmann @ 2018-10-26 15:47 ` Andrew Lunn 2018-10-26 15:55 ` Arnd Bergmann 2018-10-26 16:26 ` Sunil Kovvuri 2018-10-26 17:19 ` David Miller 2 siblings, 1 reply; 32+ messages in thread From: Andrew Lunn @ 2018-10-26 15:47 UTC (permalink / raw) To: Arnd Bergmann Cc: Sunil Kovvuri, David S. Miller, Linux Netdev List, linux-soc, Sunil Goutham > I fear that setting a precedent of using the mbox for user-level > configuration management would mean that we would have to > treat each of these interfaces as an ABI, which in turn requires > much deeper review as well as raising the fundamental question > on how this should be done across drivers. The mailbox interface > seem inherently nonportable to other hardware here, which is > a significant downside. Hi Arnd You might want to go look at the Freescale DPAA2. They also want to add an ioctl to pass binary blob commands to their firmware. The patches were re-posted recently. https://lkml.org/lkml/2018/10/5/873 When this was first posted, i strongly argued against it. You also commented about this: https://lkml.org/lkml/2018/3/24/29 We need to consistent here. I think it is a bad idea. Andrew ^ permalink raw reply [flat|nested] 32+ messages in thread
* Re: [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization 2018-10-26 15:47 ` Andrew Lunn @ 2018-10-26 15:55 ` Arnd Bergmann 0 siblings, 0 replies; 32+ messages in thread From: Arnd Bergmann @ 2018-10-26 15:55 UTC (permalink / raw) To: Andrew Lunn Cc: Sunil Kovvuri, David Miller, Networking, linux-soc, Sunil Goutham On Fri, Oct 26, 2018 at 5:47 PM Andrew Lunn <andrew@lunn.ch> wrote: > > > I fear that setting a precedent of using the mbox for user-level > > configuration management would mean that we would have to > > treat each of these interfaces as an ABI, which in turn requires > > much deeper review as well as raising the fundamental question > > on how this should be done across drivers. The mailbox interface > > seem inherently nonportable to other hardware here, which is > > a significant downside. > > Hi Arnd > > You might want to go look at the Freescale DPAA2. They also want to > add an ioctl to pass binary blob commands to their firmware. The > patches were re-posted recently. > > https://lkml.org/lkml/2018/10/5/873 > > When this was first posted, i strongly argued against it. > You also commented about this: > > https://lkml.org/lkml/2018/3/24/29 > > We need to consistent here. I think it is a bad idea. I agree, and this is exactly why I commented here. I just wanted to first ensure that it's not me misunderstanding the scope and intention of the interfaces here before I say it's a mistake. Arnd ^ permalink raw reply [flat|nested] 32+ messages in thread
* Re: [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization 2018-10-26 14:04 ` Arnd Bergmann 2018-10-26 15:47 ` Andrew Lunn @ 2018-10-26 16:26 ` Sunil Kovvuri 2018-10-26 16:33 ` Sunil Kovvuri 2018-10-26 17:16 ` Andrew Lunn 2018-10-26 17:19 ` David Miller 2 siblings, 2 replies; 32+ messages in thread From: Sunil Kovvuri @ 2018-10-26 16:26 UTC (permalink / raw) To: Arnd Bergmann Cc: David S. Miller, Linux Netdev List, linux-soc, Sunil Goutham On Fri, Oct 26, 2018 at 7:34 PM Arnd Bergmann <arnd@arndb.de> wrote: > > On 10/26/18, Sunil Kovvuri <sunil.kovvuri@gmail.com> wrote: > > On Fri, Oct 26, 2018 at 6:24 PM Arnd Bergmann <arnd@arndb.de> wrote: > >> > >> I see this has been applied, but I'd still like to understand better how > >> the > >> configuration interface is expected to work once the driver is complete. > >> > >> In particular, so far the interfaces all assume that configuration is > >> done through the mailbox between PCI devices, which could be done > >> from a virtual machine kernel with access to PCI, or through the use > >> of VFIO from a user application. > >> > >> Is that the only method of configuring it that you support, or will there > >> also be a devlink based interface or something like that to configure > >> the aspects of a virtual device that should not be accessible to the > >> VF itself? > >> > > > > > > As of now it's only mbox based configuration that is supported. > > Ok, thanks for the clarification. > > Does this mean that you intend to have user space tools that use > the mbox based interface on VFIO devices to perform configuration > for virtual network devices, or just that the configuration interface > is something that needs to be designed later? > No there is no need for any userspace tools. It's the virtual network device's driver which will send commands like resource allocation, configuration, stats retrieval to this AF device via mbox interface. eg: A user using ethtool changes RSS settings for the network device, network device's driver receives the data, prepares a mailbox command sends it to this driver for configuring the same in HW. Thanks, Sunil. ^ permalink raw reply [flat|nested] 32+ messages in thread
* Re: [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization 2018-10-26 16:26 ` Sunil Kovvuri @ 2018-10-26 16:33 ` Sunil Kovvuri 2018-10-26 19:28 ` Arnd Bergmann 2018-10-26 17:16 ` Andrew Lunn 1 sibling, 1 reply; 32+ messages in thread From: Sunil Kovvuri @ 2018-10-26 16:33 UTC (permalink / raw) To: Arnd Bergmann Cc: David S. Miller, Linux Netdev List, linux-soc, Sunil Goutham On Fri, Oct 26, 2018 at 9:56 PM Sunil Kovvuri <sunil.kovvuri@gmail.com> wrote: > > On Fri, Oct 26, 2018 at 7:34 PM Arnd Bergmann <arnd@arndb.de> wrote: > > > > On 10/26/18, Sunil Kovvuri <sunil.kovvuri@gmail.com> wrote: > > > On Fri, Oct 26, 2018 at 6:24 PM Arnd Bergmann <arnd@arndb.de> wrote: > > >> > > >> I see this has been applied, but I'd still like to understand better how > > >> the > > >> configuration interface is expected to work once the driver is complete. > > >> > > >> In particular, so far the interfaces all assume that configuration is > > >> done through the mailbox between PCI devices, which could be done > > >> from a virtual machine kernel with access to PCI, or through the use > > >> of VFIO from a user application. > > >> > > >> Is that the only method of configuring it that you support, or will there > > >> also be a devlink based interface or something like that to configure > > >> the aspects of a virtual device that should not be accessible to the > > >> VF itself? > > >> > > > > > > > > > As of now it's only mbox based configuration that is supported. > > > > Ok, thanks for the clarification. > > > > Does this mean that you intend to have user space tools that use > > the mbox based interface on VFIO devices to perform configuration > > for virtual network devices, or just that the configuration interface > > is something that needs to be designed later? > > > > No there is no need for any userspace tools. > It's the virtual network device's driver which will send commands > like resource allocation, configuration, stats retrieval to this > AF device via mbox interface. > > eg: A user using ethtool changes RSS settings for the network device, > network device's driver receives the data, prepares a mailbox command > sends it to this driver for configuring the same in HW. > > Thanks, > Sunil. To be more clear there is no mbox 'interface' as such. Here PCI devices shares a memory region, one device prepares a command in this shared memory and writes into a doorbell kind of register which triggers an IRQ to other device. Which then takes the command processes it. Thanks, Sunil. ^ permalink raw reply [flat|nested] 32+ messages in thread
* Re: [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization 2018-10-26 16:33 ` Sunil Kovvuri @ 2018-10-26 19:28 ` Arnd Bergmann 2018-10-29 4:32 ` Sunil Kovvuri 0 siblings, 1 reply; 32+ messages in thread From: Arnd Bergmann @ 2018-10-26 19:28 UTC (permalink / raw) To: Sunil Kovvuri; +Cc: David Miller, Networking, linux-soc, Sunil Goutham On Fri, Oct 26, 2018 at 6:33 PM Sunil Kovvuri <sunil.kovvuri@gmail.com> wrote: > On Fri, Oct 26, 2018 at 9:56 PM Sunil Kovvuri <sunil.kovvuri@gmail.com> wrote: > > On Fri, Oct 26, 2018 at 7:34 PM Arnd Bergmann <arnd@arndb.de> wrote: > > > > On 10/26/18, Sunil Kovvuri <sunil.kovvuri@gmail.com> wrote: > > > > On Fri, Oct 26, 2018 at 6:24 PM Arnd Bergmann <arnd@arndb.de> wrote: > > > > > > > > As of now it's only mbox based configuration that is supported. > > > > > > Ok, thanks for the clarification. > > > > > > Does this mean that you intend to have user space tools that use > > > the mbox based interface on VFIO devices to perform configuration > > > for virtual network devices, or just that the configuration interface > > > is something that needs to be designed later? > > > > > > > No there is no need for any userspace tools. > > It's the virtual network device's driver which will send commands > > like resource allocation, configuration, stats retrieval to this > > AF device via mbox interface. > > > > eg: A user using ethtool changes RSS settings for the network device, > > network device's driver receives the data, prepares a mailbox command > > sends it to this driver for configuring the same in HW. Ok, that part is mostly fine, as within a given host you can just have multiple network interfaces that you can each configure independently, and the mailbox interface for the most part is an implementation detail. Doing the same in virtual machines means that the mailbox interface becomes an ABI between the driver in the guest and the driver in the host. This is still not too bad, in the worst case the guest might have to detect the version of the host that's running and support both an old and new version of the interface. There is reasonable hope that you don't need to revise the interface here; it's not much different from talking to firmware, and having both sides of the interface under the control of Linux may in fact be better. Once the interface gets exposed to stuff like ODP or DPDK, it effectively becomes a user space interface, and that carries risk of being abused for passing lots of other stuff, so this is the point where we have to be very careful. Aside from this, there is the stuff that Andrew mentioned, which is the most important: For anything that should /not/ be controlled by a network interface for itself, you still need an administrative interface. An example of this would be creating additional virtual functions, assigning bandwidth allocation between them, or limiting the data that can be transferred to and from a virtual function. Can you explain what your plan is to handle those? > To be more clear there is no mbox 'interface' as such. > Here PCI devices shares a memory region, one device prepares a command > in this shared memory and writes into a doorbell kind of register which triggers > an IRQ to other device. Which then takes the command processes it. Yes, this part was already clear to me. Arnd ^ permalink raw reply [flat|nested] 32+ messages in thread
* Re: [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization 2018-10-26 19:28 ` Arnd Bergmann @ 2018-10-29 4:32 ` Sunil Kovvuri 2018-10-29 8:59 ` Arnd Bergmann 0 siblings, 1 reply; 32+ messages in thread From: Sunil Kovvuri @ 2018-10-29 4:32 UTC (permalink / raw) To: Arnd Bergmann Cc: David S. Miller, Linux Netdev List, linux-soc, Sunil Goutham On Sat, Oct 27, 2018 at 12:59 AM Arnd Bergmann <arnd@arndb.de> wrote: > > On Fri, Oct 26, 2018 at 6:33 PM Sunil Kovvuri <sunil.kovvuri@gmail.com> wrote: > > On Fri, Oct 26, 2018 at 9:56 PM Sunil Kovvuri <sunil.kovvuri@gmail.com> wrote: > > > On Fri, Oct 26, 2018 at 7:34 PM Arnd Bergmann <arnd@arndb.de> wrote: > > > > > On 10/26/18, Sunil Kovvuri <sunil.kovvuri@gmail.com> wrote: > > > > > On Fri, Oct 26, 2018 at 6:24 PM Arnd Bergmann <arnd@arndb.de> wrote: > > > > > > > > > > As of now it's only mbox based configuration that is supported. > > > > > > > > Ok, thanks for the clarification. > > > > > > > > Does this mean that you intend to have user space tools that use > > > > the mbox based interface on VFIO devices to perform configuration > > > > for virtual network devices, or just that the configuration interface > > > > is something that needs to be designed later? > > > > > > > > > > No there is no need for any userspace tools. > > > It's the virtual network device's driver which will send commands > > > like resource allocation, configuration, stats retrieval to this > > > AF device via mbox interface. > > > > > > eg: A user using ethtool changes RSS settings for the network device, > > > network device's driver receives the data, prepares a mailbox command > > > sends it to this driver for configuring the same in HW. > > Ok, that part is mostly fine, as within a given host you can just have > multiple network interfaces that you can each configure independently, > and the mailbox interface for the most part is an implementation detail. > > Doing the same in virtual machines means that the mailbox interface > becomes an ABI between the driver in the guest and the driver in the > host. This is still not too bad, in the worst case the guest might have > to detect the version of the host that's running and support both > an old and new version of the interface. There is reasonable hope > that you don't need to revise the interface here; it's not much different > from talking to firmware, and having both sides of the interface under > the control of Linux may in fact be better. Yes, except for minor changes i don't think base mechanism will change. > > Once the interface gets exposed to stuff like ODP or DPDK, it effectively > becomes a user space interface, and that carries risk of being abused > for passing lots of other stuff, so this is the point where we have to be > very careful. > Agreed. > Aside from this, there is the stuff that Andrew mentioned, which is the > most important: For anything that should /not/ be controlled by a > network interface for itself, you still need an administrative interface. > An example of this would be creating additional virtual functions, > assigning bandwidth allocation between them, or limiting the > data that can be transferred to and from a virtual function. > > Can you explain what your plan is to handle those? > This part is still under discussion, will get back on this. Currently we are looking at a way for a administrator to limit the amount of resources that can be attached / allocated to a virtual function. Allowing administrator to limit data transfer or to give priorities etc is complex, we will look into that stuff later on. Thanks, Sunil. ^ permalink raw reply [flat|nested] 32+ messages in thread
* Re: [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization 2018-10-29 4:32 ` Sunil Kovvuri @ 2018-10-29 8:59 ` Arnd Bergmann 0 siblings, 0 replies; 32+ messages in thread From: Arnd Bergmann @ 2018-10-29 8:59 UTC (permalink / raw) To: Sunil Kovvuri; +Cc: David Miller, Networking, linux-soc, Sunil Goutham On Mon, Oct 29, 2018 at 5:33 AM Sunil Kovvuri <sunil.kovvuri@gmail.com> wrote: > On Sat, Oct 27, 2018 at 12:59 AM Arnd Bergmann <arnd@arndb.de> wrote: > > On Fri, Oct 26, 2018 at 6:33 PM Sunil Kovvuri <sunil.kovvuri@gmail.com> wrote: > > > On Fri, Oct 26, 2018 at 9:56 PM Sunil Kovvuri <sunil.kovvuri@gmail.com> wrote: > > Aside from this, there is the stuff that Andrew mentioned, which is the > > most important: For anything that should /not/ be controlled by a > > network interface for itself, you still need an administrative interface. > > An example of this would be creating additional virtual functions, > > assigning bandwidth allocation between them, or limiting the > > data that can be transferred to and from a virtual function. > > > > Can you explain what your plan is to handle those? > > > > This part is still under discussion, will get back on this. Ok, no worries. > Currently we are looking at a way for a administrator to limit the amount of > resources that can be attached / allocated to a virtual function. > Allowing administrator to limit data transfer or to give priorities etc is complex, > we will look into that stuff later on. Makes sense. When you get there, please have a look at how 'devlink' is used in the mlx4/5, bnxt, liquidio, and nfp drivers. As I understand it, that is what you need here, and you may be able to directly implement the same interface that they have defined. Arnd ^ permalink raw reply [flat|nested] 32+ messages in thread
* Re: [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization 2018-10-26 16:26 ` Sunil Kovvuri 2018-10-26 16:33 ` Sunil Kovvuri @ 2018-10-26 17:16 ` Andrew Lunn 1 sibling, 0 replies; 32+ messages in thread From: Andrew Lunn @ 2018-10-26 17:16 UTC (permalink / raw) To: Sunil Kovvuri Cc: Arnd Bergmann, David S. Miller, Linux Netdev List, linux-soc, Sunil Goutham > No there is no need for any userspace tools. Cool. The problem with the Freescale architecture is that you seem to need to provision the hardware. Tell it how many instances of various things to create, and how to logically connect them together. They have a user space tool to do this, in an opaque way. But it sounds like you don't need anything like this. Andrew ^ permalink raw reply [flat|nested] 32+ messages in thread
* Re: [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization 2018-10-26 14:04 ` Arnd Bergmann 2018-10-26 15:47 ` Andrew Lunn 2018-10-26 16:26 ` Sunil Kovvuri @ 2018-10-26 17:19 ` David Miller 2 siblings, 0 replies; 32+ messages in thread From: David Miller @ 2018-10-26 17:19 UTC (permalink / raw) To: arnd; +Cc: sunil.kovvuri, netdev, linux-soc, sgoutham From: Arnd Bergmann <arnd@arndb.de> Date: Fri, 26 Oct 2018 16:04:44 +0200 > I fear that setting a precedent of using the mbox for user-level > configuration management would mean that we would have to > treat each of these interfaces as an ABI, which in turn requires > much deeper review as well as raising the fundamental question > on how this should be done across drivers. The mailbox interface > seem inherently nonportable to other hardware here, which is > a significant downside. +1 ^ permalink raw reply [flat|nested] 32+ messages in thread
end of thread, other threads:[~2018-10-29 17:47 UTC | newest] Thread overview: 32+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2018-10-22 17:55 [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 01/17] octeontx2-af: NIX Tx scheduler queues alloc/free sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 02/17] octeontx2-af: NIX Tx scheduler queue config support sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 03/17] octeontx2-af: Reset NIXLF's Rx/Tx stats sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 04/17] octeontx2-af: Add NPC KPU profile sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 05/17] octeontx2-af: Config NPC KPU engines with parser profile sunil.kovvuri 2018-10-26 12:07 ` Arnd Bergmann 2018-10-22 17:55 ` [PATCH v2 06/17] octeontx2-af: Config pkind for CGX mapped PFs sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 07/17] octeontx2-af: Broadcast packet replication support sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 08/17] octeontx2-af: Update bcast list upon NIXLF alloc/free sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 09/17] octeontx2-af: Support for VTAG strip and capture sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 10/17] octeontx2-af: Enable packet length and csum validation sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 11/17] octeontx2-af: NPC MCAM and LDATA extract minimal configuration sunil.kovvuri 2018-10-22 17:55 ` [PATCH v2 12/17] octeontx2-af: Add LMAC channel info to NIXLF_ALLOC response sunil.kovvuri 2018-10-22 17:56 ` [PATCH v2 13/17] octeontx2-af: Install ucast and bcast pkt forwarding rules sunil.kovvuri 2018-10-22 17:56 ` [PATCH v2 14/17] octeontx2-af: NIX Rx flowkey configuration for RSS sunil.kovvuri 2018-10-22 17:56 ` [PATCH v2 15/17] octeontx2-af: Support for changing RSS algorithm sunil.kovvuri 2018-10-22 17:56 ` [PATCH v2 16/17] octeontx2-af: Support for setting MAC address sunil.kovvuri 2018-10-22 17:56 ` [PATCH v2 17/17] octeontx2-af: Support for NIXLF's UCAST/PROMISC/ALLMULTI modes sunil.kovvuri 2018-10-23 3:19 ` [PATCH v2 00/17] octeontx2-af: NPC parser and NIX blocks initialization David Miller 2018-10-26 12:54 ` Arnd Bergmann 2018-10-26 13:29 ` Sunil Kovvuri 2018-10-26 14:04 ` Arnd Bergmann 2018-10-26 15:47 ` Andrew Lunn 2018-10-26 15:55 ` Arnd Bergmann 2018-10-26 16:26 ` Sunil Kovvuri 2018-10-26 16:33 ` Sunil Kovvuri 2018-10-26 19:28 ` Arnd Bergmann 2018-10-29 4:32 ` Sunil Kovvuri 2018-10-29 8:59 ` Arnd Bergmann 2018-10-26 17:16 ` Andrew Lunn 2018-10-26 17:19 ` David Miller
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).