nvdimm.lists.linux.dev archive mirror
 help / color / mirror / Atom feed
From: Dave Jiang <dave.jiang@intel.com>
To: "Elliott, Robert (Persistent Memory)" <elliott@hpe.com>,
	"Williams, Dan J" <dan.j.williams@intel.com>
Cc: "dhowells@redhat.com" <dhowells@redhat.com>,
	"Schofield, Alison  <alison.schofield@intel.com>,
	keyrings@vger.kernel.org" <keyrings@vger.kernel.org>,
	"keescook@chromium.org" <keescook@chromium.org>,
	"linux-nvdimm@lists.01.org" <linux-nvdimm@lists.01.org>
Subject: Re: [PATCH v5 09/12] nfit/libnvdimm: add support for issue secure erase DSM to Intel nvdimm
Date: Thu, 19 Jul 2018 13:06:39 -0700	[thread overview]
Message-ID: <503e1027-eae3-d38e-20a1-fada97528687@intel.com> (raw)
In-Reply-To: <AT5PR8401MB1169AAD6B37FAA0004A2D334AB520@AT5PR8401MB1169.NAMPRD84.PROD.OUTLOOK.COM>



On 07/18/2018 06:43 PM, Elliott, Robert (Persistent Memory) wrote:
> 
> 
>> -----Original Message-----
>> From: Dave Jiang <dave.jiang@intel.com>
>> Sent: Wednesday, July 18, 2018 12:41 PM
>> To: Elliott, Robert (Persistent Memory) <elliott@hpe.com>; Williams,
>> Dan J <dan.j.williams@intel.com>
>> Cc: dhowells@redhat.com; Schofield, Alison
>> <alison.schofield@intel.com>; keyrings@vger.kernel.org;
>> keescook@chromium.org; linux-nvdimm@lists.01.org
>> Subject: Re: [PATCH v5 09/12] nfit/libnvdimm: add support for issue
>> secure erase DSM to Intel nvdimm
>>
>>
>>
>> On 07/18/2018 10:27 AM, Elliott, Robert (Persistent Memory) wrote:
>>>
>>>
>>>> -----Original Message-----
>>>> From: Linux-nvdimm [mailto:linux-nvdimm-bounces@lists.01.org] On
>> Behalf Of Dave Jiang
>>>> Sent: Tuesday, July 17, 2018 3:55 PM
>>>> Subject: [PATCH v5 09/12] nfit/libnvdimm: add support for issue
>> secure erase DSM to Intel nvdimm
>>> ...
>>>  +static int intel_dimm_security_erase(struct nvdimm_bus
>> *nvdimm_bus,
>>>> +struct nvdimm *nvdimm, struct nvdimm_key_data *nkey)
>>> ...
>>>> +/* DIMM unlocked, invalidate all CPU caches before we read it */
>>>> +wbinvd_on_all_cpus();
>>>
>>> For this function, that comment should use "erased" rather than
>>> "unlocked".
>>>
>>> For both this function and intel_dimm_security_unlock() in patch
>> 04/12,
>>> could the driver do a loop of clflushopts on one CPU via
>>> clflush_cache_range() rather than run wbinvd on all CPUs?
>>
>> The loop should work, but wbinvd is going to be less overall impact
>> to the performance for really huge ranges. Also, unlock should happen
>> only once and during NVDIMM initialization. So wbinvd should be ok.
> 
> Unlike unlock, secure erase could be requested at any time.
> 
> wbinvd must run on every physical core on every physical CPU, while
> clflushopt flushes everything from just one CPU core.
> 
> wbinvd adds huge interrupt latencies, generating complaints like these:
> https://patchwork.kernel.org/patch/37090/
> https://lists.xenproject.org/archives/html/xen-devel/2011-09/msg00675.html
> 
> Also, there's no need to disrupt cache content for other addresses;
> only the data at the addresses just erased or unlocked is a concern.
> clflushopt avoids disrupting other threads.

Yes secure erase could be requested at any time, but the likelihood of
that happening frequently is unlikely. Also, in order to do secure
erase, one must disable regions impacted by the dimm and also the dimm
itself. More likely than not, the admin is doing maintenance and not
expecting running workloads (at least not on the pmem). The concern is
more that the admin wants to finish the task quickly rather than if
there's performance impact while the maintenance task is going on.

Also, looping over potentially TB-sized ranges with CLFLUSHOPT may take
a while (many minutes?)? Yes it just flushes cache from one CPU, but
also it causes cross-CPU traffic to maintain coherency, and KTI traffic
and/or reads from the media to check directory bits. WBINVD is pretty
heavy handed but it's the only option we have that doesn't have to plow
through each cache line in the huge range.

> 
> Related topic: a flush is also necessary before sending the secure erase or
> unlock command.  Otherwise, there could be dirty write data that gets
> written by the concluding flush (overwriting the now-unlocked or just-erased
> data).  For unlock during boot, you might assume that no writes having
> occurred yet, but that isn't true for secure erase on demand.  Flushing
> before both commands is safest.

Yes I missed that. Thanks for catching. I'll add the flush before
executing secure erase. It's probably not necessary for unlock since
there's no data that would be in the CPU cache until the DIMMs are
accessible.
_______________________________________________
Linux-nvdimm mailing list
Linux-nvdimm@lists.01.org
https://lists.01.org/mailman/listinfo/linux-nvdimm

  parent reply	other threads:[~2018-07-19 20:06 UTC|newest]

Thread overview: 45+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-07-17 20:54 [PATCH v5 00/12] Adding security support for nvdimm Dave Jiang
2018-07-17 20:54 ` [PATCH v5 01/12] nfit: add support for Intel DSM 1.7 commands Dave Jiang
2018-07-18 17:02   ` Elliott, Robert (Persistent Memory)
2018-07-17 20:54 ` [PATCH v5 02/12] libnvdimm: create keyring to store security keys Dave Jiang
2018-07-17 23:56   ` Eric Biggers
2018-07-17 20:54 ` [PATCH v5 03/12] nfit/libnvdimm: store dimm id as a member to struct nvdimm Dave Jiang
2018-07-18 15:40   ` Elliott, Robert (Persistent Memory)
2018-07-18 15:49     ` Dave Jiang
2018-07-17 20:54 ` [PATCH v5 04/12] nfit/libnvdimm: add unlock of nvdimm support for Intel DIMMs Dave Jiang
2018-07-18  0:00   ` Eric Biggers
2018-07-17 20:54 ` [PATCH v5 05/12] keys: add call key_put_sync() to flush key_gc_work when doing a key_put() Dave Jiang
2018-07-17 23:53   ` Eric Biggers
2018-07-17 23:58     ` Dave Jiang
2018-07-17 20:54 ` [PATCH v5 06/12] nfit/libnvdimm: add set passphrase support for Intel nvdimms Dave Jiang
2018-07-17 20:54 ` [PATCH v5 07/12] nfit/libnvdimm: add disable passphrase support to Intel nvdimm Dave Jiang
2018-07-17 20:54 ` [PATCH v5 08/12] nfit/libnvdimm: add freeze security " Dave Jiang
2018-07-17 20:54 ` [PATCH v5 09/12] nfit/libnvdimm: add support for issue secure erase DSM " Dave Jiang
2018-07-18 17:27   ` Elliott, Robert (Persistent Memory)
2018-07-18 17:41     ` Dave Jiang
2018-07-19  1:43       ` Elliott, Robert (Persistent Memory)
2018-07-19  6:09         ` Li, Juston
2018-07-19 20:06         ` Dave Jiang [this message]
2018-07-17 20:55 ` [PATCH v5 10/12] nfit_test: add context to dimm_dev for nfit_test Dave Jiang
2018-07-17 20:55 ` [PATCH v5 11/12] nfit_test: add test support for Intel nvdimm security DSMs Dave Jiang
2018-07-17 20:55 ` [PATCH v5 12/12] libnvdimm: add documentation for nvdimm security support Dave Jiang
2018-07-17 23:26 ` [PATCH v5 00/12] Adding security support for nvdimm Eric Biggers
2018-07-17 23:37   ` Dave Jiang
2018-07-18 10:40 ` [PATCH v5 05/12] keys: add call key_put_sync() to flush key_gc_work when doing a key_put() David Howells
2018-07-18 10:50 ` [PATCH v5 02/12] libnvdimm: create keyring to store security keys David Howells
2018-07-18 19:40   ` Dave Jiang
2018-07-18 20:38   ` David Howells
2018-07-18 11:14 ` [PATCH v5 06/12] nfit/libnvdimm: add set passphrase support for Intel nvdimms David Howells
2018-07-18 16:05   ` Dave Jiang
2018-07-18 19:47     ` Dave Jiang
2018-07-18 20:41     ` David Howells
2018-07-18 20:47       ` Dave Jiang
2018-07-19  0:28   ` Dave Jiang
2018-07-19  8:22   ` David Howells
2018-07-19 21:28     ` Dave Jiang
2018-07-20  0:04       ` Dave Jiang
2018-07-20 15:40     ` David Howells
2018-07-20 16:40       ` Dave Jiang
2018-08-02 11:07       ` David Howells
2018-07-18 11:17 ` [PATCH v5 05/12] keys: add call key_put_sync() to flush key_gc_work when doing a key_put() David Howells
2018-07-18 11:20 ` [PATCH v5 06/12] nfit/libnvdimm: add set passphrase support for Intel nvdimms David Howells

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=503e1027-eae3-d38e-20a1-fada97528687@intel.com \
    --to=dave.jiang@intel.com \
    --cc=dan.j.williams@intel.com \
    --cc=dhowells@redhat.com \
    --cc=elliott@hpe.com \
    --cc=keescook@chromium.org \
    --cc=keyrings@vger.kernel.org \
    --cc=linux-nvdimm@lists.01.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).