From: "Philippe Mathieu-Daudé" <f4bug@amsat.org>
To: qemu-devel@nongnu.org
Cc: Peter Maydell <peter.maydell@linaro.org>,
Thomas Huth <thuth@redhat.com>,
qemu-arm@nongnu.org,
Richard Henderson <richard.henderson@linaro.org>
Subject: Re: [PATCH 2/5] hw/arm: Restrict ARMv7 A-profile cpus to TCG accel
Date: Sun, 31 Jan 2021 19:33:31 +0100 [thread overview]
Message-ID: <53c946a7-e79a-6a45-d342-6104efc166b3@amsat.org> (raw)
In-Reply-To: <20210131164406.349825-3-f4bug@amsat.org>
On 1/31/21 5:44 PM, Philippe Mathieu-Daudé wrote:
> KVM requires the target cpu to be at least ARMv8 architecture
> (support on ARMv7 has been dropped in commit 82bf7ae84ce:
> "target/arm: Remove KVM support for 32-bit Arm hosts").
>
> The following machines are no more built when TCG is disabled:
>
> - cubieboard cubietech cubieboard (Cortex-A8)
> - mcimx6ul-evk Freescale i.MX6UL Evaluation Kit (Cortex A7)
> - mcimx7d-sabre Freescale i.MX7 DUAL SABRE (Cortex A7)
> - npcm750-evb Nuvoton NPCM750 Evaluation Board (Cortex A9)
> - nuri Samsung NURI board (Exynos4210)
> - orangepi-pc Orange Pi PC (Cortex-A7)
> - quanta-gsj Quanta GSJ (Cortex A9)
> - realview-pb-a8 ARM RealView Platform Baseboard for Cortex-A8
> - realview-pbx-a9 ARM RealView Platform Baseboard Explore for Cortex-A9
> - sabrelite Freescale i.MX6 Quad SABRE Lite Board (Cortex A9)
> - smdkc210 Samsung SMDKC210 board (Exynos4210)
> - vexpress-a15 ARM Versatile Express for Cortex-A15
> - vexpress-a9 ARM Versatile Express for Cortex-A9
> - xilinx-zynq-a9 Xilinx Zynq Platform Baseboard for Cortex-A9
>
> Reported-by: Peter Maydell <peter.maydell@linaro.org>
> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
> ---
> default-configs/devices/arm-softmmu.mak | 10 ----------
> hw/arm/Kconfig | 11 +++++++++++
> 2 files changed, 11 insertions(+), 10 deletions(-)
...
>
> config REALVIEW
> bool
> + default y if TCG && ARM
> imply PCI_DEVICES
> imply PCI_TESTDEV
> select SMC91C111
> @@ -241,6 +244,7 @@ config SBSA_REF
>
> config SABRELITE
> bool
> + default y if TCG && ARM
> select FSL_IMX6
> select SSI_M25P80
>
> @@ -292,6 +296,7 @@ config VERSATILE
>
> config VEXPRESS
> bool
> + default y if TCG && ARM
> select A9MPCORE
> select A15MPCORE
> select ARM_MPTIMER
> @@ -307,6 +312,7 @@ config VEXPRESS
>
> config ZYNQ
> bool
> + default y if TCG && ARM
> select A9MPCORE
> select CADENCE # UART
> select PFLASH_CFI02
Missing:
-- >8 --
diff --git a/tests/qtest/cdrom-test.c b/tests/qtest/cdrom-test.c
index cb0409c5a11..c1746284ee2 100644
--- a/tests/qtest/cdrom-test.c
+++ b/tests/qtest/cdrom-test.c
@@ -225,10 +225,11 @@ int main(int argc, char **argv)
#ifdef CONFIG_TCG
"realview-eb",
"realview-eb-mpcore",
-#endif /* CONFIG_TCG */
"realview-pb-a8",
"realview-pbx-a9", "versatileab", "versatilepb",
"vexpress-a15",
- "vexpress-a9", "virt", NULL
+ "vexpress-a9",
+#endif /* CONFIG_TCG */
+ "virt", NULL
};
add_cdrom_param_tests(armmachines);
} else {
diff --git a/tests/qtest/meson.build b/tests/qtest/meson.build
index c83bc211b6a..d8ebd5bf98e 100644
--- a/tests/qtest/meson.build
+++ b/tests/qtest/meson.build
@@ -159,10 +159,10 @@
(cpu != 'arm' ? ['bios-tables-test'] : []) +
\
(config_all_devices.has_key('CONFIG_TPM_TIS_SYSBUS') ?
['tpm-tis-device-test'] : []) + \
(config_all_devices.has_key('CONFIG_TPM_TIS_SYSBUS') ?
['tpm-tis-device-swtpm-test'] : []) + \
+ (config_all.has_key('CONFIG_TCG') ? ['xlnx-can-test'] : []) + \
['arm-cpu-features',
'numa-test',
'boot-serial-test',
- 'xlnx-can-test',
'migration-test']
qtests_s390x = \
---
next prev parent reply other threads:[~2021-01-31 18:34 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-01-31 16:44 [PATCH 0/5] target/arm: Restrict v7A TCG cpus to TCG accel Philippe Mathieu-Daudé
2021-01-31 16:44 ` [PATCH 1/5] hw/arm: Use Kconfig 'default y' syntax instead of default-configs Philippe Mathieu-Daudé
2021-02-02 16:12 ` Peter Maydell
2021-01-31 16:44 ` [PATCH 2/5] hw/arm: Restrict ARMv7 A-profile cpus to TCG accel Philippe Mathieu-Daudé
2021-01-31 18:33 ` Philippe Mathieu-Daudé [this message]
2021-01-31 16:44 ` [PATCH 3/5] target/arm: Restrict v8M IDAU to TCG Philippe Mathieu-Daudé
2021-02-02 16:14 ` Peter Maydell
2021-01-31 16:44 ` [PATCH 4/5] target/arm/cpu: Update coding style to make checkpatch.pl happy Philippe Mathieu-Daudé
2021-02-02 16:14 ` Peter Maydell
2021-01-31 16:44 ` [PATCH 5/5] target/arm: Restrict v7A TCG cpus to TCG accel Philippe Mathieu-Daudé
2021-02-02 16:17 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=53c946a7-e79a-6a45-d342-6104efc166b3@amsat.org \
--to=f4bug@amsat.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=thuth@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).