From: Rajendra Nayak <rnayak@codeaurora.org> To: edubezval@gmail.com, andy.gross@linaro.org Cc: linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, rui.zhang@intel.com, sboyd@codeaurora.org, nrajan@codeaurora.org, lina.iyer@linaro.org, punit.agrawal@arm.com, Rajendra Nayak <rnayak@codeaurora.org>, Andy Gross <agross@codeaurora.org> Subject: [PATCH v6 09/11] arm: dts: apq8084: Add thermal zones, tsens and qfprom nodes Date: Thu, 5 May 2016 14:21:47 +0530 [thread overview] Message-ID: <1462438309-11196-10-git-send-email-rnayak@codeaurora.org> (raw) In-Reply-To: <1462438309-11196-1-git-send-email-rnayak@codeaurora.org> Add thermal zones, tsens and qfprom nodes Cc: Andy Gross <agross@codeaurora.org> Signed-off-by: Rajendra Nayak <rnayak@codeaurora.org> --- arch/arm/boot/dts/qcom-apq8084.dtsi | 103 ++++++++++++++++++++++++++++++++++++ 1 file changed, 103 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8084.dtsi b/arch/arm/boot/dts/qcom-apq8084.dtsi index a33a09f..5284709 100644 --- a/arch/arm/boot/dts/qcom-apq8084.dtsi +++ b/arch/arm/boot/dts/qcom-apq8084.dtsi @@ -86,6 +86,88 @@ }; }; + thermal-zones { + cpu-thermal0 { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens 5>; + + trips { + cpu_alert0: trip@0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + cpu_crit0: trip@1 { + temperature = <110000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu-thermal1 { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens 6>; + + trips { + cpu_alert1: trip@0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + cpu_crit1: trip@1 { + temperature = <110000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu-thermal2 { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens 7>; + + trips { + cpu_alert2: trip@0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + cpu_crit2: trip@1 { + temperature = <110000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu-thermal3 { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens 8>; + + trips { + cpu_alert3: trip@0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + cpu_crit3: trip@1 { + temperature = <110000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + }; + cpu-pmu { compatible = "qcom,krait-pmu"; interrupts = <1 7 0xf04>; @@ -142,6 +224,27 @@ reg = <0xf9011000 0x1000>; }; + qfprom: qfprom@fc4bc000 { + #address-cells = <1>; + #size-cells = <1>; + compatible = "qcom,qfprom"; + reg = <0xfc4bc000 0x1000>; + tsens_calib: calib@d0 { + reg = <0xd0 0x18>; + }; + tsens_backup: backup@440 { + reg = <0x440 0x10>; + }; + }; + + tsens: thermal-sensor@fc4a8000 { + compatible = "qcom,msm8974-tsens"; + reg = <0xfc4a8000 0x2000>; + nvmem-cells = <&tsens_calib>, <&tsens_backup>; + nvmem-cell-names = "calib", "calib_backup"; + #thermal-sensor-cells = <1>; + }; + timer@f9020000 { #address-cells = <1>; #size-cells = <1>; -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation
WARNING: multiple messages have this Message-ID (diff)
From: rnayak@codeaurora.org (Rajendra Nayak) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 09/11] arm: dts: apq8084: Add thermal zones, tsens and qfprom nodes Date: Thu, 5 May 2016 14:21:47 +0530 [thread overview] Message-ID: <1462438309-11196-10-git-send-email-rnayak@codeaurora.org> (raw) In-Reply-To: <1462438309-11196-1-git-send-email-rnayak@codeaurora.org> Add thermal zones, tsens and qfprom nodes Cc: Andy Gross <agross@codeaurora.org> Signed-off-by: Rajendra Nayak <rnayak@codeaurora.org> --- arch/arm/boot/dts/qcom-apq8084.dtsi | 103 ++++++++++++++++++++++++++++++++++++ 1 file changed, 103 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8084.dtsi b/arch/arm/boot/dts/qcom-apq8084.dtsi index a33a09f..5284709 100644 --- a/arch/arm/boot/dts/qcom-apq8084.dtsi +++ b/arch/arm/boot/dts/qcom-apq8084.dtsi @@ -86,6 +86,88 @@ }; }; + thermal-zones { + cpu-thermal0 { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens 5>; + + trips { + cpu_alert0: trip at 0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + cpu_crit0: trip at 1 { + temperature = <110000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu-thermal1 { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens 6>; + + trips { + cpu_alert1: trip at 0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + cpu_crit1: trip at 1 { + temperature = <110000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu-thermal2 { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens 7>; + + trips { + cpu_alert2: trip at 0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + cpu_crit2: trip at 1 { + temperature = <110000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + + cpu-thermal3 { + polling-delay-passive = <250>; + polling-delay = <1000>; + + thermal-sensors = <&tsens 8>; + + trips { + cpu_alert3: trip at 0 { + temperature = <75000>; + hysteresis = <2000>; + type = "passive"; + }; + cpu_crit3: trip at 1 { + temperature = <110000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + }; + cpu-pmu { compatible = "qcom,krait-pmu"; interrupts = <1 7 0xf04>; @@ -142,6 +224,27 @@ reg = <0xf9011000 0x1000>; }; + qfprom: qfprom at fc4bc000 { + #address-cells = <1>; + #size-cells = <1>; + compatible = "qcom,qfprom"; + reg = <0xfc4bc000 0x1000>; + tsens_calib: calib at d0 { + reg = <0xd0 0x18>; + }; + tsens_backup: backup at 440 { + reg = <0x440 0x10>; + }; + }; + + tsens: thermal-sensor at fc4a8000 { + compatible = "qcom,msm8974-tsens"; + reg = <0xfc4a8000 0x2000>; + nvmem-cells = <&tsens_calib>, <&tsens_backup>; + nvmem-cell-names = "calib", "calib_backup"; + #thermal-sensor-cells = <1>; + }; + timer at f9020000 { #address-cells = <1>; #size-cells = <1>; -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation
next prev parent reply other threads:[~2016-05-05 8:53 UTC|newest] Thread overview: 44+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-05-05 8:51 [PATCH v6 00/11] qcom: Add support for TSENS driver Rajendra Nayak 2016-05-05 8:51 ` Rajendra Nayak 2016-05-05 8:51 ` [PATCH v6 01/11] thermal: qcom: tsens: Add a skeletal TSENS drivers Rajendra Nayak 2016-05-05 8:51 ` Rajendra Nayak 2016-05-05 8:51 ` [PATCH v6 02/11] thermal: qcom: tsens-8916: Add support for 8916 family of SoCs Rajendra Nayak 2016-05-05 8:51 ` Rajendra Nayak 2016-05-05 8:51 ` [PATCH v6 03/11] thermal: qcom: tsens-8974: Add support for 8974 " Rajendra Nayak 2016-05-05 8:51 ` Rajendra Nayak 2016-05-05 8:51 ` [PATCH v6 04/11] thermal: core: export apis to get slope and offset Rajendra Nayak 2016-05-05 8:51 ` Rajendra Nayak 2016-05-05 8:51 ` [PATCH v6 05/11] thermal: qcom: tsens-8960: Add support for 8960 family of SoCs Rajendra Nayak 2016-05-05 8:51 ` Rajendra Nayak 2016-05-05 8:51 ` [PATCH v6 06/11] thermal: qcom: tsens-8996: Add support for 8996 " Rajendra Nayak 2016-05-05 8:51 ` Rajendra Nayak 2016-05-05 8:51 ` [PATCH v6 07/11] arm: dts: msm8974: Add thermal zones, tsens and qfprom nodes Rajendra Nayak 2016-05-05 8:51 ` Rajendra Nayak 2016-07-02 1:19 ` Eduardo Valentin 2016-07-02 1:19 ` Eduardo Valentin 2016-05-05 8:51 ` [PATCH v6 08/11] arm: dts: apq8064: " Rajendra Nayak 2016-05-05 8:51 ` Rajendra Nayak 2016-05-05 8:51 ` Rajendra Nayak [this message] 2016-05-05 8:51 ` [PATCH v6 09/11] arm: dts: apq8084: " Rajendra Nayak 2016-05-05 8:51 ` [PATCH v6 10/11] arm64: dts: msm8916: " Rajendra Nayak 2016-05-05 8:51 ` Rajendra Nayak 2016-05-05 8:51 ` [PATCH v6 11/11] arm64: dts: msm8996: " Rajendra Nayak 2016-05-05 8:51 ` Rajendra Nayak 2016-06-10 6:02 ` [PATCH v6 00/11] qcom: Add support for TSENS driver Rajendra Nayak 2016-06-10 6:02 ` Rajendra Nayak 2016-06-17 5:59 ` Nayak, Rajendra 2016-06-17 5:59 ` Nayak, Rajendra 2016-06-30 4:25 ` Rajendra Nayak 2016-06-30 4:25 ` Rajendra Nayak 2016-07-01 20:52 ` Eduardo Valentin 2016-07-01 20:52 ` Eduardo Valentin 2016-07-02 1:23 ` Eduardo Valentin 2016-07-02 1:23 ` Eduardo Valentin 2016-07-04 8:04 ` Nayak, Rajendra 2016-07-04 8:04 ` Nayak, Rajendra 2016-07-28 8:33 ` Zhang Rui 2016-07-28 8:33 ` Zhang Rui 2016-07-28 8:55 ` Zhang Rui 2016-07-28 8:55 ` Zhang Rui 2016-08-09 3:51 ` Rajendra Nayak 2016-08-09 3:51 ` Rajendra Nayak
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1462438309-11196-10-git-send-email-rnayak@codeaurora.org \ --to=rnayak@codeaurora.org \ --cc=agross@codeaurora.org \ --cc=andy.gross@linaro.org \ --cc=edubezval@gmail.com \ --cc=lina.iyer@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-pm@vger.kernel.org \ --cc=nrajan@codeaurora.org \ --cc=punit.agrawal@arm.com \ --cc=rui.zhang@intel.com \ --cc=sboyd@codeaurora.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.