From: Madhav Chauhan <madhav.chauhan@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: jani.nikula@intel.com, komala.b.rangappa@intel.com,
rodrigo.vivi@intel.com
Subject: [PATCH v6 11/20] drm/i915/icl: Define TRANS_DSI_FUNC_CONF register
Date: Sun, 16 Sep 2018 16:23:34 +0530 [thread overview]
Message-ID: <1537095223-5184-12-git-send-email-madhav.chauhan@intel.com> (raw)
In-Reply-To: <1537095223-5184-1-git-send-email-madhav.chauhan@intel.com>
This patch defines transcoder function configuration
registers and its bitfields for both DSI ports.
Used while programming/enabling DSI transcoder.
v2: Changes (Jani N)
- Define _SHIFT and _MASK for bitfields
- Define values for fields already shifted in place
Signed-off-by: Madhav Chauhan <madhav.chauhan@intel.com>
---
drivers/gpu/drm/i915/i915_reg.h | 48 +++++++++++++++++++++++++++++++++++++++++
1 file changed, 48 insertions(+)
diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
index 58b82b2..41ef285 100644
--- a/drivers/gpu/drm/i915/i915_reg.h
+++ b/drivers/gpu/drm/i915/i915_reg.h
@@ -10370,6 +10370,54 @@ enum skl_power_gate {
#define TA_GET_MASK (0xf << 0)
#define TA_GET_SHIFT 0
+/* DSI transcoder configuration */
+#define _DSI_TRANS_FUNC_CONF_0 0x6b030
+#define _DSI_TRANS_FUNC_CONF_1 0x6b830
+#define DSI_TRANS_FUNC_CONF(tc) _MMIO_DSI(tc, \
+ _DSI_TRANS_FUNC_CONF_0,\
+ _DSI_TRANS_FUNC_CONF_1)
+#define OP_MODE_MASK (0x3 << 28)
+#define OP_MODE_SHIFT 28
+#define CMD_MODE_NO_GATE (0x0 << 28)
+#define CMD_MODE_TE_GATE (0x1 << 28)
+#define VIDEO_MODE_SYNC_EVENT (0x2 << 28)
+#define VIDEO_MODE_SYNC_PULSE (0x3 << 28)
+#define LINK_READY (1 << 20)
+#define PIX_FMT_MASK (0x3 << 16)
+#define PIX_FMT_SHIFT 16
+#define PIX_FMT_RGB565 (0x0 << 16)
+#define PIX_FMT_RGB666_PACKED (0x1 << 16)
+#define PIX_FMT_RGB666_LOOSE (0x2 << 16)
+#define PIX_FMT_RGB888 (0x3 << 16)
+#define PIX_FMT_RGB101010 (0x4 << 16)
+#define PIX_FMT_RGB121212 (0x5 << 16)
+#define PIX_FMT_COMPRESSED (0x6 << 16)
+#define BGR_TRANSMISSION (1 << 15)
+#define PIX_VIRT_CHAN(x) (x << 12)
+#define PIX_VIRT_CHAN_MASK (0x3 << 12)
+#define PIX_VIRT_CHAN_SHIFT 12
+#define PIX_BUF_THRESHOLD_MASK (0x3 << 10)
+#define PIX_BUF_THRESHOLD_SHIFT 10
+#define PIX_BUF_THRESHOLD_1_4 (0x0 << 10)
+#define PIX_BUF_THRESHOLD_1_2 (0x1 << 10)
+#define PIX_BUF_THRESHOLD_3_4 (0x2 << 10)
+#define PIX_BUF_THRESHOLD_FULL (0x3 << 10)
+#define CONTINUOUS_CLK_MASK (0x3 << 8)
+#define CONTINUOUS_CLK_SHIFT (0x3 << 8)
+#define CLK_ENTER_LP_AFTER_DATA (0x0 << 8)
+#define CLK_HS_OR_LP (0x2 << 8)
+#define CLK_HS_CONTINUOUS (0x3 << 8)
+#define LINK_CALIBRATION_MASK (0x3 << 4)
+#define LINK_CALIBRATION_SHIFT (0x3 << 4)
+#define CALIBRATION_DISABLED (0x0 << 4)
+#define CALIBRATION_ENABLED_INITIAL_ONLY (0x2 << 4)
+#define CALIBRATION_ENABLED_INITIAL_PERIODIC (0x3 << 4)
+#define S3D_ORIENTATION_MASK (0x1 << 1)
+#define S3D_ORIENTATION_SHIFT 1
+#define S3D_ORIENTATION_PORTRAIT (0x0 << 1)
+#define S3D_ORIENTATION_LANDSCAPE (0x1 << 1)
+#define EOTP_DISABLED (1 << 0)
+
/* bits 31:0 */
#define _MIPIA_DBI_BW_CTRL (dev_priv->mipi_mmio_base + 0xb084)
#define _MIPIC_DBI_BW_CTRL (dev_priv->mipi_mmio_base + 0xb884)
--
2.7.4
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2018-09-16 11:04 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-09-16 10:53 [PATCH v6 00/20] ICELAKE DSI DRIVER Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 01/20] drm/i915/icl: Configure lane sequencing of combo phy transmitter Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 02/20] drm/i915/icl: DSI vswing programming sequence Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 03/20] drm/i915/icl: Enable DDI Buffer Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 04/20] drm/i915/icl: Program T_INIT_MASTER registers Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 05/20] drm/i915/icl: Define data/clock lanes dphy timing registers Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 06/20] drm/i915/icl: Program DSI clock and data lane timing params Madhav Chauhan
2018-09-26 12:59 ` Jani Nikula
2018-09-26 13:08 ` Chauhan, Madhav
2018-09-16 10:53 ` [PATCH v6 07/20] drm/i915/icl: Define TA_TIMING_PARAM registers Madhav Chauhan
2018-09-26 13:06 ` Jani Nikula
2018-09-16 10:53 ` [PATCH v6 08/20] drm/i915/icl: Program " Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 09/20] drm/i915/icl: Get DSI transcoder for a given port Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 10/20] drm/i915/icl: Add macros for MMIO of DSI transcoder registers Madhav Chauhan
2018-09-16 10:53 ` Madhav Chauhan [this message]
2018-09-16 10:53 ` [PATCH v6 12/20] drm/i915/icl: Configure DSI transcoders Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 13/20] drm/i915/icl: Define TRANS_DDI_FUNC_CTL DSI registers Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 14/20] drm/i915/icl: Program TRANS_DDI_FUNC_CTL registers Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 15/20] drm/i915/icl: Define DSI transcoder timing registers Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 16/20] drm/i915/icl: Configure DSI transcoder timings Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 17/20] drm/i915/icl: Define TRANS_CONF register for DSI Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 18/20] drm/i915/icl: Enable DSI transcoders Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 19/20] drm/i915/icl: Define DSI panel programming registers Madhav Chauhan
2018-09-16 10:53 ` [PATCH v6 20/20] drm/i915/icl: Set max return packet size for DSI panel Madhav Chauhan
2018-09-16 18:16 ` ✗ Fi.CI.CHECKPATCH: warning for ICELAKE DSI DRIVER (rev6) Patchwork
2018-09-16 18:23 ` ✗ Fi.CI.SPARSE: " Patchwork
2018-09-16 18:34 ` ✗ Fi.CI.BAT: failure " Patchwork
2018-09-17 10:29 ` ✓ Fi.CI.BAT: success " Patchwork
2018-09-17 11:32 ` ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1537095223-5184-12-git-send-email-madhav.chauhan@intel.com \
--to=madhav.chauhan@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=jani.nikula@intel.com \
--cc=komala.b.rangappa@intel.com \
--cc=rodrigo.vivi@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.