From: Jagan Teki <jagan@amarulasolutions.com> To: Maxime Ripard <maxime.ripard@bootlin.com>, Chen-Yu Tsai <wens@csie.org>, Icenowy Zheng <icenowy@aosc.io>, Jernej Skrabec <jernej.skrabec@siol.net>, Vasily Khoruzhick <anarsoul@gmail.com>, Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will.deacon@arm.com>, David Airlie <airlied@linux.ie>, dri-devel@lists.freedesktop.org, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, linux-clk@vger.kernel.org, Michael Trimarchi <michael@amarulasolutions.com>, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com Cc: Jagan Teki <jagan@amarulasolutions.com> Subject: [PATCH v3 01/25] clk: sunxi-ng: a64: Fix gate bit of DSI DPHY Date: Fri, 26 Oct 2018 20:13:20 +0530 [thread overview] Message-ID: <20181026144344.27778-2-jagan@amarulasolutions.com> (raw) In-Reply-To: <20181026144344.27778-1-jagan@amarulasolutions.com> DSI DPHY gate bit on MIPI DSI clock register is bit 15 not bit 30. Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Acked-by: Stephen Boyd <sboyd@kernel.org> Tested-by: Jagan Teki <jagan@amarulasolutions.com> --- Changes for v3: - collect Stephen Ack - add tested credit Changes for v2: - none drivers/clk/sunxi-ng/ccu-sun50i-a64.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/clk/sunxi-ng/ccu-sun50i-a64.c b/drivers/clk/sunxi-ng/ccu-sun50i-a64.c index f7d297368eb2..019d67bf97c4 100644 --- a/drivers/clk/sunxi-ng/ccu-sun50i-a64.c +++ b/drivers/clk/sunxi-ng/ccu-sun50i-a64.c @@ -581,7 +581,7 @@ static const char * const dsi_dphy_parents[] = { "pll-video0", "pll-periph0" }; static const u8 dsi_dphy_table[] = { 0, 2, }; static SUNXI_CCU_M_WITH_MUX_TABLE_GATE(dsi_dphy_clk, "dsi-dphy", dsi_dphy_parents, dsi_dphy_table, - 0x168, 0, 4, 8, 2, BIT(31), CLK_SET_RATE_PARENT); + 0x168, 0, 4, 8, 2, BIT(15), CLK_SET_RATE_PARENT); static SUNXI_CCU_M_WITH_GATE(gpu_clk, "gpu", "pll-gpu", 0x1a0, 0, 3, BIT(31), CLK_SET_RATE_PARENT); -- 2.18.0.321.gffc6fa0e3
WARNING: multiple messages have this Message-ID (diff)
From: jagan@amarulasolutions.com (Jagan Teki) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v3 01/25] clk: sunxi-ng: a64: Fix gate bit of DSI DPHY Date: Fri, 26 Oct 2018 20:13:20 +0530 [thread overview] Message-ID: <20181026144344.27778-2-jagan@amarulasolutions.com> (raw) In-Reply-To: <20181026144344.27778-1-jagan@amarulasolutions.com> DSI DPHY gate bit on MIPI DSI clock register is bit 15 not bit 30. Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Acked-by: Stephen Boyd <sboyd@kernel.org> Tested-by: Jagan Teki <jagan@amarulasolutions.com> --- Changes for v3: - collect Stephen Ack - add tested credit Changes for v2: - none drivers/clk/sunxi-ng/ccu-sun50i-a64.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/clk/sunxi-ng/ccu-sun50i-a64.c b/drivers/clk/sunxi-ng/ccu-sun50i-a64.c index f7d297368eb2..019d67bf97c4 100644 --- a/drivers/clk/sunxi-ng/ccu-sun50i-a64.c +++ b/drivers/clk/sunxi-ng/ccu-sun50i-a64.c @@ -581,7 +581,7 @@ static const char * const dsi_dphy_parents[] = { "pll-video0", "pll-periph0" }; static const u8 dsi_dphy_table[] = { 0, 2, }; static SUNXI_CCU_M_WITH_MUX_TABLE_GATE(dsi_dphy_clk, "dsi-dphy", dsi_dphy_parents, dsi_dphy_table, - 0x168, 0, 4, 8, 2, BIT(31), CLK_SET_RATE_PARENT); + 0x168, 0, 4, 8, 2, BIT(15), CLK_SET_RATE_PARENT); static SUNXI_CCU_M_WITH_GATE(gpu_clk, "gpu", "pll-gpu", 0x1a0, 0, 3, BIT(31), CLK_SET_RATE_PARENT); -- 2.18.0.321.gffc6fa0e3
next prev parent reply other threads:[~2018-10-26 14:44 UTC|newest] Thread overview: 171+ messages / expand[flat|nested] mbox.gz Atom feed top 2018-10-26 14:43 [PATCH v3 00/25] drm/sun4i: Allwinner A64 MIPI-DSI support Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki [this message] 2018-10-26 14:43 ` [PATCH v3 01/25] clk: sunxi-ng: a64: Fix gate bit of DSI DPHY Jagan Teki 2018-10-26 14:43 ` [PATCH v3 02/25] clk: sunxi-ng: Add check for minimal rate to NKM PLLs Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` [PATCH v3 03/25] clk: sunxi-ng: Add check for maximum " Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` [PATCH v3 04/25] drm/sun4i: sun6i_mipi_dsi: Add Allwinner A64 MIPI DSI support Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` [PATCH v3 05/25] dt-bindings: sun6i-dsi: Add compatible for A64 MIPI DSI Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` [PATCH v3 06/25] drm/sun4i: sun6i_mipi_dsi: Add DSI Generic short write 2 param transfer Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-29 9:17 ` Maxime Ripard 2018-10-29 9:17 ` Maxime Ripard 2018-10-29 9:17 ` Maxime Ripard 2018-10-26 14:43 ` [PATCH v3 07/25] drm/sun4i: sun6i_mipi_dsi: Fix VBP size calculation Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` [PATCH v3 08/25] drm/sun4i: sun6i_mipi_dsi: Fix TCON DRQ set bits Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` [PATCH v3 09/25] drm/sun4i: sun6i_mipi_dsi: Refactor vertical video start delay Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` [PATCH v3 10/25] drm/sun4i: sun6i_mipi_dsi: Fix DSI hbp timing value Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` [PATCH v3 11/25] drm/sun4i: sun6i_mipi_dsi: Fix DSI hblk timing calculation Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` [PATCH v3 12/25] drm/sun4i: sun6i_mipi_dsi: Add DSI hblk packet overhead Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-29 9:22 ` Maxime Ripard 2018-10-29 9:22 ` Maxime Ripard 2018-10-29 9:22 ` Maxime Ripard 2018-10-29 14:26 ` Jagan Teki 2018-10-29 14:26 ` Jagan Teki 2018-10-29 14:26 ` Jagan Teki 2018-11-05 8:31 ` Maxime Ripard 2018-11-05 8:31 ` Maxime Ripard 2018-11-05 8:31 ` Maxime Ripard 2018-10-26 14:43 ` [PATCH v3 13/25] drm/sun4i: sun6i_mipi_dsi: Fix DSI hfp timing value Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` [PATCH v3 14/25] drm/sun4i: sun6i_mipi_dsi: Increase hfp packet overhead Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-29 9:27 ` Maxime Ripard 2018-10-29 9:27 ` Maxime Ripard 2018-10-29 9:27 ` Maxime Ripard 2018-10-29 14:27 ` Jagan Teki 2018-10-29 14:27 ` Jagan Teki 2018-11-05 8:33 ` Maxime Ripard 2018-11-05 8:33 ` Maxime Ripard 2018-11-05 8:33 ` Maxime Ripard 2018-10-26 14:43 ` [PATCH v3 15/25] drm/sun4i: sun6i_mipi_dsi: Set proper vblk timing calculation Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-29 9:30 ` Maxime Ripard 2018-10-29 9:30 ` Maxime Ripard 2018-10-29 9:30 ` Maxime Ripard 2018-10-26 14:43 ` [PATCH v3 16/25] drm/sun4i: sun6i_mipi_dsi: Add support for VCC-DSI voltage regulator Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-29 9:31 ` Maxime Ripard 2018-10-29 9:31 ` Maxime Ripard 2018-10-29 9:31 ` Maxime Ripard 2018-10-29 14:48 ` Jagan Teki 2018-10-29 14:48 ` Jagan Teki 2018-11-05 8:34 ` Maxime Ripard 2018-11-05 8:34 ` Maxime Ripard 2018-11-05 8:34 ` Maxime Ripard 2018-10-26 14:43 ` [PATCH v3 17/25] dt-bindings: panel: Add Bananapi S070WV20-CT16 ICN6211 MIPI-DSI to RGB bridge Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-30 20:23 ` Rob Herring 2018-10-30 20:23 ` Rob Herring 2018-10-30 20:23 ` Rob Herring 2018-10-31 8:53 ` Andrzej Hajda 2018-10-31 8:53 ` Andrzej Hajda 2018-10-31 8:53 ` Andrzej Hajda 2018-10-31 8:58 ` Chen-Yu Tsai 2018-10-31 8:58 ` Chen-Yu Tsai 2018-10-31 8:58 ` Chen-Yu Tsai 2018-10-31 9:15 ` Andrzej Hajda 2018-10-31 9:15 ` Andrzej Hajda 2018-10-31 9:15 ` Andrzej Hajda 2018-11-06 18:08 ` Jagan Teki 2018-11-06 18:08 ` Jagan Teki 2018-11-06 18:08 ` Jagan Teki 2018-11-07 9:11 ` Andrzej Hajda 2018-11-07 9:11 ` Andrzej Hajda 2018-11-07 9:11 ` Andrzej Hajda 2018-11-10 7:32 ` Jagan Teki 2018-11-10 7:32 ` Jagan Teki 2018-11-10 7:32 ` Jagan Teki 2018-11-13 7:56 ` Andrzej Hajda 2018-11-13 7:56 ` Andrzej Hajda 2018-11-13 7:56 ` Andrzej Hajda 2018-11-18 18:20 ` Jagan Teki 2018-11-18 18:20 ` Jagan Teki 2018-11-18 18:20 ` Jagan Teki 2018-11-19 9:49 ` Andrzej Hajda 2018-11-19 9:49 ` Andrzej Hajda 2018-11-19 9:49 ` Andrzej Hajda 2018-10-31 9:15 ` [linux-sunxi] " Julian Calaby 2018-10-31 9:15 ` Julian Calaby 2018-10-31 9:15 ` Julian Calaby 2018-11-06 18:13 ` [linux-sunxi] " Jagan Teki 2018-11-06 18:13 ` Jagan Teki 2018-11-06 18:13 ` Jagan Teki 2018-11-07 10:20 ` Julian Calaby 2018-11-07 10:20 ` Julian Calaby 2018-11-07 10:20 ` Julian Calaby 2018-10-26 14:43 ` [PATCH v3 18/25] drm/panel: " Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-29 9:33 ` Maxime Ripard 2018-10-29 9:33 ` Maxime Ripard 2018-10-29 9:33 ` Maxime Ripard 2018-10-26 14:43 ` [PATCH v3 19/25] dt-bindings: panel: Add Techstar TS8550B MIPI DSI panel Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-30 20:27 ` Rob Herring 2018-10-30 20:27 ` Rob Herring 2018-10-30 20:27 ` Rob Herring 2018-10-26 14:43 ` [PATCH v3 20/25] drm/panel: Add Techstar TS8550B MIPI-DSI LCD panel Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 16:13 ` [linux-sunxi] " Priit Laes 2018-10-26 16:13 ` Priit Laes 2018-10-26 16:13 ` Priit Laes 2018-10-27 9:55 ` [linux-sunxi] " Jagan Teki 2018-10-27 9:55 ` Jagan Teki 2018-10-27 9:55 ` Jagan Teki 2018-10-27 16:27 ` [linux-sunxi] " Priit Laes 2018-10-27 16:27 ` Priit Laes 2018-10-27 16:27 ` Priit Laes 2018-10-26 14:43 ` [PATCH v3 21/25] clk: sunxi-ng: a64: Add min and max rate for PLL_MIPI Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` [PATCH v3 22/25] dt-bindings: sun6i-dsi: Add compatible for A64 DPHY Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-30 20:28 ` Rob Herring 2018-10-30 20:28 ` Rob Herring 2018-10-30 20:28 ` Rob Herring 2018-10-31 2:24 ` Chen-Yu Tsai 2018-10-31 2:24 ` Chen-Yu Tsai 2018-10-31 2:24 ` Chen-Yu Tsai 2018-10-26 14:43 ` [PATCH v3 23/25] arm64: dts: allwinner: a64: Add DSI pipeline Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` [PATCH v3 24/25] [DO NOT MERGE] arm64: dts: allwinner: bananapi-m64: Bananapi S070WV20-CT16 DSI panel Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` [PATCH v3 25/25] arm64: dts: allwinner: a64-amarula-relic: Enable Techstar TS8550B MIPI-DSI panel Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-26 14:43 ` Jagan Teki 2018-10-29 9:15 ` [PATCH v3 00/25] drm/sun4i: Allwinner A64 MIPI-DSI support Maxime Ripard 2018-10-29 9:15 ` Maxime Ripard 2018-10-29 9:15 ` Maxime Ripard 2018-10-29 12:34 ` Jagan Teki 2018-10-29 12:34 ` Jagan Teki 2018-10-29 12:34 ` Jagan Teki
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20181026144344.27778-2-jagan@amarulasolutions.com \ --to=jagan@amarulasolutions.com \ --cc=airlied@linux.ie \ --cc=anarsoul@gmail.com \ --cc=catalin.marinas@arm.com \ --cc=devicetree@vger.kernel.org \ --cc=dri-devel@lists.freedesktop.org \ --cc=icenowy@aosc.io \ --cc=jernej.skrabec@siol.net \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-sunxi@googlegroups.com \ --cc=mark.rutland@arm.com \ --cc=maxime.ripard@bootlin.com \ --cc=michael@amarulasolutions.com \ --cc=mturquette@baylibre.com \ --cc=robh+dt@kernel.org \ --cc=sboyd@kernel.org \ --cc=wens@csie.org \ --cc=will.deacon@arm.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.