From: Paul Walmsley <paul.walmsley@sifive.com> To: linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org Subject: [PATCH 0/5] arch: riscv: add board and SoC DT file support Date: Sun, 2 Jun 2019 01:01:21 -0700 [thread overview] Message-ID: <20190602080126.31075-1-paul.walmsley@sifive.com> (raw) Add support for building flattened DT files from DT source files under arch/riscv/boot/dts. Follow existing kernel precedent from other SoC architectures. Start our board support by adding initial support for the SiFive FU540 SoC and the first development board that uses it, the SiFive HiFive Unleashed A00. This third version of the patch set adds I2C data for the chip, incorporates all remaining changes that riscv-pk was making automatically, and addresses a comment from Rob Herring <robh@kernel.org>. Boot-tested on v5.2-rc1 on a HiFive Unleashed A00 board, using the BBL and open-source FSBL, with modifications to pass in the DTB file generated by these patches. This patch series can be found, along with the PRCI patch set and the DT macro prerequisite patch, at: https://github.com/sifive/riscv-linux/tree/dev/paulw/dts-v5.2-rc1 - Paul Paul Walmsley (5): arch: riscv: add support for building DTB files from DT source data dt-bindings: riscv: sifive: add YAML documentation for the SiFive FU540 dt-bindings: riscv: convert cpu binding to json-schema riscv: dts: add initial support for the SiFive FU540-C000 SoC riscv: dts: add initial board data for the SiFive HiFive Unleashed .../devicetree/bindings/riscv/cpus.yaml | 168 ++++++++++++++ .../devicetree/bindings/riscv/sifive.yaml | 25 ++ MAINTAINERS | 9 + arch/riscv/boot/dts/Makefile | 2 + arch/riscv/boot/dts/sifive/Makefile | 2 + arch/riscv/boot/dts/sifive/fu540-c000.dtsi | 215 ++++++++++++++++++ .../boot/dts/sifive/hifive-unleashed-a00.dts | 67 ++++++ 7 files changed, 488 insertions(+) create mode 100644 Documentation/devicetree/bindings/riscv/cpus.yaml create mode 100644 Documentation/devicetree/bindings/riscv/sifive.yaml create mode 100644 arch/riscv/boot/dts/Makefile create mode 100644 arch/riscv/boot/dts/sifive/Makefile create mode 100644 arch/riscv/boot/dts/sifive/fu540-c000.dtsi create mode 100644 arch/riscv/boot/dts/sifive/hifive-unleashed-a00.dts -- 2.20.1
WARNING: multiple messages have this Message-ID (diff)
From: Paul Walmsley <paul.walmsley@sifive.com> To: linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org Subject: [PATCH 0/5] arch: riscv: add board and SoC DT file support Date: Sun, 2 Jun 2019 01:01:21 -0700 [thread overview] Message-ID: <20190602080126.31075-1-paul.walmsley@sifive.com> (raw) Add support for building flattened DT files from DT source files under arch/riscv/boot/dts. Follow existing kernel precedent from other SoC architectures. Start our board support by adding initial support for the SiFive FU540 SoC and the first development board that uses it, the SiFive HiFive Unleashed A00. This third version of the patch set adds I2C data for the chip, incorporates all remaining changes that riscv-pk was making automatically, and addresses a comment from Rob Herring <robh@kernel.org>. Boot-tested on v5.2-rc1 on a HiFive Unleashed A00 board, using the BBL and open-source FSBL, with modifications to pass in the DTB file generated by these patches. This patch series can be found, along with the PRCI patch set and the DT macro prerequisite patch, at: https://github.com/sifive/riscv-linux/tree/dev/paulw/dts-v5.2-rc1 - Paul Paul Walmsley (5): arch: riscv: add support for building DTB files from DT source data dt-bindings: riscv: sifive: add YAML documentation for the SiFive FU540 dt-bindings: riscv: convert cpu binding to json-schema riscv: dts: add initial support for the SiFive FU540-C000 SoC riscv: dts: add initial board data for the SiFive HiFive Unleashed .../devicetree/bindings/riscv/cpus.yaml | 168 ++++++++++++++ .../devicetree/bindings/riscv/sifive.yaml | 25 ++ MAINTAINERS | 9 + arch/riscv/boot/dts/Makefile | 2 + arch/riscv/boot/dts/sifive/Makefile | 2 + arch/riscv/boot/dts/sifive/fu540-c000.dtsi | 215 ++++++++++++++++++ .../boot/dts/sifive/hifive-unleashed-a00.dts | 67 ++++++ 7 files changed, 488 insertions(+) create mode 100644 Documentation/devicetree/bindings/riscv/cpus.yaml create mode 100644 Documentation/devicetree/bindings/riscv/sifive.yaml create mode 100644 arch/riscv/boot/dts/Makefile create mode 100644 arch/riscv/boot/dts/sifive/Makefile create mode 100644 arch/riscv/boot/dts/sifive/fu540-c000.dtsi create mode 100644 arch/riscv/boot/dts/sifive/hifive-unleashed-a00.dts -- 2.20.1 _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv
next reply other threads:[~2019-06-02 8:01 UTC|newest] Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top 2019-06-02 8:01 Paul Walmsley [this message] 2019-06-02 8:01 ` [PATCH 0/5] arch: riscv: add board and SoC DT file support Paul Walmsley 2019-06-02 8:01 ` [PATCH 1/5] arch: riscv: add support for building DTB files from DT source data Paul Walmsley 2019-06-02 8:01 ` Paul Walmsley 2019-06-02 8:01 ` [PATCH 2/5] dt-bindings: riscv: sifive: add YAML documentation for the SiFive FU540 Paul Walmsley 2019-06-02 8:01 ` Paul Walmsley 2019-06-02 8:01 ` Paul Walmsley 2019-06-02 8:01 ` [PATCH 3/5] dt-bindings: riscv: convert cpu binding to json-schema Paul Walmsley 2019-06-02 8:01 ` Paul Walmsley 2019-06-10 21:46 ` Rob Herring 2019-06-10 21:46 ` Rob Herring 2019-06-10 21:46 ` Rob Herring 2019-06-21 19:49 ` Rob Herring 2019-06-21 19:49 ` Rob Herring 2019-06-21 19:49 ` Rob Herring 2019-06-21 21:39 ` Paul Walmsley 2019-06-21 21:39 ` Paul Walmsley 2019-06-02 8:01 ` [PATCH 4/5] riscv: dts: add initial support for the SiFive FU540-C000 SoC Paul Walmsley 2019-06-02 8:01 ` Paul Walmsley 2019-06-02 8:01 ` [PATCH 5/5] riscv: dts: add initial board data for the SiFive HiFive Unleashed Paul Walmsley 2019-06-02 8:01 ` Paul Walmsley 2019-06-02 8:01 ` Paul Walmsley 2019-06-02 8:02 [PATCH 0/5] arch: riscv: add board and SoC DT file support Paul Walmsley 2019-06-02 8:02 ` Paul Walmsley
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20190602080126.31075-1-paul.walmsley@sifive.com \ --to=paul.walmsley@sifive.com \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-riscv@lists.infradead.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.