From: Andre Przywara <andre.przywara@arm.com> To: "David S . Miller" <davem@davemloft.net>, Radhey Shyam Pandey <radhey.shyam.pandey@xilinx.com> Cc: Michal Simek <michal.simek@xilinx.com>, Robert Hancock <hancock@sedsystems.ca>, netdev@vger.kernel.org, rmk+kernel@arm.linux.org.uk, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Andrew Lunn <andrew@lunn.ch> Subject: [PATCH v2 00/14] net: axienet: Update error handling and add 64-bit DMA support Date: Mon, 9 Mar 2020 18:18:37 +0000 [thread overview] Message-ID: <20200309181851.190164-1-andre.przywara@arm.com> (raw) Hi, this is an update to the axienet improvement/64-bit support series. Compared to v1 I fixed the issues mentioned in the reviews, removed the hackish and wrong SGMII fix (there is now a much better solution by Russell), and reworked the 64-bit DMA detection. We get away without a DT property now: the MSB registers are autodetected, and the full 64 bit DMA mask is used when they are available. Also I fixed two additional existing bugs/issues in the driver. This series is based on net-next as of today (e2f5cb7280f8), which includes Russell's fixes [1]. A git branch is available at: http://www.linux-arm.org/git?p=linux-ap.git;a=shortlog;h=refs/heads/axienet/v2 git://linux-arm.org/linux-ap.git branch axienet/v2 Thanks, Andre [1] https://lore.kernel.org/netdev/E1j6trA-0003GY-N1@rmk-PC.armlinux.org.uk/ Changelog v1 .. v2: - Add Reviewed-by: tags from Radhey - Extend kerndoc documentation - Convert DMA error handler tasklet to work queue - log DMA mapping errors - mark DMA mapping error checks as unlikely (in "hot" paths) - return NETDEV_TX_OK on TX DMA mapping error (increasing TX drop counter) - Request eth IRQ as an optional IRQ - Remove no longer needed MDIO IRQ register names - Drop DT propery check for address width, assume full 64 bit =============== This series updates the Xilinx Axienet driver to work on our board here. One big issue was broken SGMII support, which Russell fixed already (in net-next). While debugging and understanding the driver, I found several problems in the error handling and cleanup paths, which patches 2-7 address. Patch 8 removes a annoying error message, patch 9 paves the way for newer revisions of the IP. The next patch adds mii-tool support, just for good measure. The next four patches add support for 64-bit DMA. This is an integration option on newer IP revisions (>= v7.1), and expects MSB bits in formerly reserved registers. Without writing to those MSB registers, the state machine won't trigger, so it's mandatory to access them, even if they are zero. Patches 11 and 12 prepare the code by adding accessors, to wrap this properly and keep it working on older IP revisions. Patch 13 enables access to the MSB registers, by trying to write a non-zero value to them and checking if that sticks. Older IP revisions always read those registers as zero. Patch 14 then adjusts the DMA mask, based on the autodetected MSB feature. It uses the full 64 bits in this case, the rest of the system (actual physical addresses in use) should provide a natural limit if the chip has connected fewer address lines. If not, the parent DT node can use a dma-range property. The Xilinx PG138 and PG021 documents (in versions 7.1 in both cases) were used for this series. Andre Przywara (14): net: xilinx: temac: Relax Kconfig dependencies net: axienet: Convert DMA error handler to a work queue net: axienet: Propagate failure of DMA descriptor setup net: axienet: Fix DMA descriptor cleanup path net: axienet: Improve DMA error handling net: axienet: Factor out TX descriptor chain cleanup net: axienet: Check for DMA mapping errors net: axienet: Mark eth_irq as optional net: axienet: Drop MDIO interrupt registers from ethtools dump net: axienet: Add mii-tool support net: axienet: Wrap DMA pointer writes to prepare for 64 bit net: axienet: Upgrade descriptors to hold 64-bit addresses net: axienet: Autodetect 64-bit DMA capability net: axienet: Allow DMA to beyond 4GB drivers/net/ethernet/xilinx/Kconfig | 1 - drivers/net/ethernet/xilinx/xilinx_axienet.h | 19 +- .../net/ethernet/xilinx/xilinx_axienet_main.c | 378 +++++++++++++----- 3 files changed, 284 insertions(+), 114 deletions(-) -- 2.17.1
WARNING: multiple messages have this Message-ID (diff)
From: Andre Przywara <andre.przywara@arm.com> To: "David S . Miller" <davem@davemloft.net>, Radhey Shyam Pandey <radhey.shyam.pandey@xilinx.com> Cc: Andrew Lunn <andrew@lunn.ch>, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, Michal Simek <michal.simek@xilinx.com>, Robert Hancock <hancock@sedsystems.ca>, rmk+kernel@arm.linux.org.uk, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 00/14] net: axienet: Update error handling and add 64-bit DMA support Date: Mon, 9 Mar 2020 18:18:37 +0000 [thread overview] Message-ID: <20200309181851.190164-1-andre.przywara@arm.com> (raw) Hi, this is an update to the axienet improvement/64-bit support series. Compared to v1 I fixed the issues mentioned in the reviews, removed the hackish and wrong SGMII fix (there is now a much better solution by Russell), and reworked the 64-bit DMA detection. We get away without a DT property now: the MSB registers are autodetected, and the full 64 bit DMA mask is used when they are available. Also I fixed two additional existing bugs/issues in the driver. This series is based on net-next as of today (e2f5cb7280f8), which includes Russell's fixes [1]. A git branch is available at: http://www.linux-arm.org/git?p=linux-ap.git;a=shortlog;h=refs/heads/axienet/v2 git://linux-arm.org/linux-ap.git branch axienet/v2 Thanks, Andre [1] https://lore.kernel.org/netdev/E1j6trA-0003GY-N1@rmk-PC.armlinux.org.uk/ Changelog v1 .. v2: - Add Reviewed-by: tags from Radhey - Extend kerndoc documentation - Convert DMA error handler tasklet to work queue - log DMA mapping errors - mark DMA mapping error checks as unlikely (in "hot" paths) - return NETDEV_TX_OK on TX DMA mapping error (increasing TX drop counter) - Request eth IRQ as an optional IRQ - Remove no longer needed MDIO IRQ register names - Drop DT propery check for address width, assume full 64 bit =============== This series updates the Xilinx Axienet driver to work on our board here. One big issue was broken SGMII support, which Russell fixed already (in net-next). While debugging and understanding the driver, I found several problems in the error handling and cleanup paths, which patches 2-7 address. Patch 8 removes a annoying error message, patch 9 paves the way for newer revisions of the IP. The next patch adds mii-tool support, just for good measure. The next four patches add support for 64-bit DMA. This is an integration option on newer IP revisions (>= v7.1), and expects MSB bits in formerly reserved registers. Without writing to those MSB registers, the state machine won't trigger, so it's mandatory to access them, even if they are zero. Patches 11 and 12 prepare the code by adding accessors, to wrap this properly and keep it working on older IP revisions. Patch 13 enables access to the MSB registers, by trying to write a non-zero value to them and checking if that sticks. Older IP revisions always read those registers as zero. Patch 14 then adjusts the DMA mask, based on the autodetected MSB feature. It uses the full 64 bits in this case, the rest of the system (actual physical addresses in use) should provide a natural limit if the chip has connected fewer address lines. If not, the parent DT node can use a dma-range property. The Xilinx PG138 and PG021 documents (in versions 7.1 in both cases) were used for this series. Andre Przywara (14): net: xilinx: temac: Relax Kconfig dependencies net: axienet: Convert DMA error handler to a work queue net: axienet: Propagate failure of DMA descriptor setup net: axienet: Fix DMA descriptor cleanup path net: axienet: Improve DMA error handling net: axienet: Factor out TX descriptor chain cleanup net: axienet: Check for DMA mapping errors net: axienet: Mark eth_irq as optional net: axienet: Drop MDIO interrupt registers from ethtools dump net: axienet: Add mii-tool support net: axienet: Wrap DMA pointer writes to prepare for 64 bit net: axienet: Upgrade descriptors to hold 64-bit addresses net: axienet: Autodetect 64-bit DMA capability net: axienet: Allow DMA to beyond 4GB drivers/net/ethernet/xilinx/Kconfig | 1 - drivers/net/ethernet/xilinx/xilinx_axienet.h | 19 +- .../net/ethernet/xilinx/xilinx_axienet_main.c | 378 +++++++++++++----- 3 files changed, 284 insertions(+), 114 deletions(-) -- 2.17.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2020-03-09 18:19 UTC|newest] Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-03-09 18:18 Andre Przywara [this message] 2020-03-09 18:18 ` [PATCH v2 00/14] net: axienet: Update error handling and add 64-bit DMA support Andre Przywara 2020-03-09 18:18 ` [PATCH v2 01/14] net: xilinx: temac: Relax Kconfig dependencies Andre Przywara 2020-03-09 18:18 ` Andre Przywara 2020-03-10 11:55 ` Esben Haabendal 2020-03-10 11:55 ` Esben Haabendal 2020-03-09 18:18 ` [PATCH v2 02/14] net: axienet: Convert DMA error handler to a work queue Andre Przywara 2020-03-09 18:18 ` Andre Przywara 2020-03-09 18:18 ` [PATCH v2 03/14] net: axienet: Propagate failure of DMA descriptor setup Andre Przywara 2020-03-09 18:18 ` Andre Przywara 2020-03-09 18:18 ` [PATCH v2 04/14] net: axienet: Fix DMA descriptor cleanup path Andre Przywara 2020-03-09 18:18 ` Andre Przywara 2020-03-09 18:29 ` Andre Przywara 2020-03-09 18:29 ` Andre Przywara 2020-03-09 18:18 ` [PATCH v2 05/14] net: axienet: Improve DMA error handling Andre Przywara 2020-03-09 18:18 ` Andre Przywara 2020-03-09 18:18 ` [PATCH v2 06/14] net: axienet: Factor out TX descriptor chain cleanup Andre Przywara 2020-03-09 18:18 ` Andre Przywara 2020-03-10 0:48 ` David Miller 2020-03-10 0:48 ` David Miller 2020-03-09 18:18 ` [PATCH v2 07/14] net: axienet: Check for DMA mapping errors Andre Przywara 2020-03-09 18:18 ` Andre Przywara 2020-03-09 18:18 ` [PATCH v2 08/14] net: axienet: Mark eth_irq as optional Andre Przywara 2020-03-09 18:18 ` Andre Przywara 2020-03-09 18:18 ` [PATCH v2 09/14] net: axienet: Drop MDIO interrupt registers from ethtools dump Andre Przywara 2020-03-09 18:18 ` Andre Przywara 2020-03-09 18:18 ` [PATCH v2 10/14] net: axienet: Add mii-tool support Andre Przywara 2020-03-09 18:18 ` Andre Przywara 2020-03-09 18:18 ` [PATCH v2 11/14] net: axienet: Wrap DMA pointer writes to prepare for 64 bit Andre Przywara 2020-03-09 18:18 ` Andre Przywara 2020-03-09 18:18 ` [PATCH v2 12/14] net: axienet: Upgrade descriptors to hold 64-bit addresses Andre Przywara 2020-03-09 18:18 ` Andre Przywara 2020-03-09 18:46 ` Robert Hancock 2020-03-09 18:46 ` Robert Hancock 2020-03-10 9:35 ` Andre Przywara 2020-03-10 9:35 ` Andre Przywara 2020-03-10 0:49 ` kbuild test robot 2020-03-09 18:18 ` [PATCH v2 13/14] net: axienet: Autodetect 64-bit DMA capability Andre Przywara 2020-03-09 18:18 ` Andre Przywara 2020-03-09 18:18 ` [PATCH v2 14/14] net: axienet: Allow DMA to beyond 4GB Andre Przywara 2020-03-09 18:18 ` Andre Przywara
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20200309181851.190164-1-andre.przywara@arm.com \ --to=andre.przywara@arm.com \ --cc=andrew@lunn.ch \ --cc=davem@davemloft.net \ --cc=hancock@sedsystems.ca \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=michal.simek@xilinx.com \ --cc=netdev@vger.kernel.org \ --cc=radhey.shyam.pandey@xilinx.com \ --cc=rmk+kernel@arm.linux.org.uk \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.