From: Jagan Teki <jagan-dyjBcgdgk7Pe9wHmmfpqLFaTQe2KTcn/@public.gmane.org> To: kever.yang-TNX95d0MmH7DzftRWevZcw@public.gmane.org, philipp.tomsich-SN7IsUiht6C/RdPyistoZJqQE7yCjDx5@public.gmane.org, Simon Glass <sjg-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org>, Frank Wang <frank.wang-TNX95d0MmH7DzftRWevZcw@public.gmane.org>, wmc-TNX95d0MmH7DzftRWevZcw@public.gmane.org, chenjh-TNX95d0MmH7DzftRWevZcw@public.gmane.org, heiko-4mtYJXux2i+zQB+pC5nmwQ@public.gmane.org Cc: Jagan Teki <jagan-dyjBcgdgk7Pe9wHmmfpqLFaTQe2KTcn/@public.gmane.org>, u-boot-0aAXYlwwYIKGBzrmiIFOJg@public.gmane.org, Belisko Marek <marek.belisko-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>, linux-amarula-dyjBcgdgk7Pe9wHmmfpqLFaTQe2KTcn/@public.gmane.org, linux-rockchip-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org Subject: [PATCH v2 0/7] rockchip: PHY drivers (USB) Date: Wed, 6 May 2020 13:20:18 +0530 [thread overview] Message-ID: <20200506075025.1677-1-jagan@amarulasolutions.com> (raw) This is next following series from previous PHY drivers on rockchip [1]. And also tested on top of Frank 'USB 3.0' series [2] from patches 0/9 to 6/9. With this USB 3.0 Host port seems to detecting USB storage but need more testing on other modes as well. Log on rock960 and NanoPC-t4: rock960 => usb start starting USB... Bus usb@fe380000: USB EHCI 1.00 Bus usb@fe3c0000: USB EHCI 1.00 Bus dwc3: usb maximum-speed not found Register 2000140 NbrPorts 2 Starting the controller USB XHCI 1.10 scanning bus usb@fe380000 for devices... 1 USB Device(s) found scanning bus usb@fe3c0000 for devices... 1 USB Device(s) found scanning bus dwc3 for devices... 2 USB Device(s) found scanning usb for storage devices... 1 Storage Device(s) found rock960 => usb tree USB device tree: 1 Hub (480 Mb/s, 0mA) u-boot EHCI Host Controller 1 Hub (480 Mb/s, 0mA) u-boot EHCI Host Controller 1 Hub (5 Gb/s, 0mA) | U-Boot XHCI Host Controller | +-2 Mass Storage (480 Mb/s, 200mA) Generic Mass Storage 789CDB36 => usb start starting USB... Bus usb@fe380000: USB EHCI 1.00 Bus usb@fe3c0000: USB EHCI 1.00 Bus dwc3: usb maximum-speed not found dwc3_of_parse: In Register 2000140 NbrPorts 2 Starting the controller USB XHCI 1.10 Bus dwc3: usb maximum-speed not found dwc3_of_parse: In Register 2000140 NbrPorts 2 Starting the controller USB XHCI 1.10 scanning bus usb@fe380000 for devices... 1 USB Device(s) found scanning bus usb@fe3c0000 for devices... 1 USB Device(s) found scanning bus dwc3 for devices... 1 USB Device(s) found scanning bus dwc3 for devices... 2 USB Device(s) found scanning usb for storage devices... 1 Storage Device(s) found => usb tree USB device tree: 1 Hub (480 Mb/s, 0mA) u-boot EHCI Host Controller 1 Hub (480 Mb/s, 0mA) u-boot EHCI Host Controller 1 Hub (5 Gb/s, 0mA) U-Boot XHCI Host Controller 1 Hub (5 Gb/s, 0mA) | U-Boot XHCI Host Controller | +-2 Mass Storage (480 Mb/s, 200mA) Generic Mass Storage 789CDB36 [2] https://patchwork.ozlabs.org/project/uboot/cover/20200430021620.25772-1-frank.wang-TNX95d0MmH7DzftRWevZcw@public.gmane.org/ [1] https://patchwork.ozlabs.org/project/uboot/cover/20200430214529.18887-1-jagan-dyjBcgdgk7Pe9wHmmfpqLFaTQe2KTcn/@public.gmane.org/ Any inputs? Jagan. Jagan Teki (7): clk: rk3399: Enable/Disable the USB2PHY clk clk: rk3399: Set empty for TCPHY assigned-clocks clk: rk3399: Enable/Disable TCPHY clocks phy: rockchip: Add Rockchip USB2PHY driver arm64: dts: rk3399: Move u2phy into root port phy: rockchip: Add Rockchip USB TypeC PHY driver usb: dwc3: add dis_del_phy_power_chg_quirk arch/arm/dts/rk3399.dtsi | 108 +-- drivers/Makefile | 1 + drivers/clk/rockchip/clk_rk3399.c | 38 + drivers/phy/Kconfig | 1 + drivers/phy/rockchip/Kconfig | 21 + drivers/phy/rockchip/Makefile | 7 + drivers/phy/rockchip/phy-rockchip-inno-usb2.c | 312 +++++++ drivers/phy/rockchip/phy-rockchip-typec.c | 796 ++++++++++++++++++ drivers/usb/dwc3/core.c | 6 + drivers/usb/dwc3/core.h | 1 + include/dwc3-uboot.h | 1 + 11 files changed, 1238 insertions(+), 54 deletions(-) create mode 100644 drivers/phy/rockchip/Kconfig create mode 100644 drivers/phy/rockchip/Makefile create mode 100644 drivers/phy/rockchip/phy-rockchip-inno-usb2.c create mode 100644 drivers/phy/rockchip/phy-rockchip-typec.c -- 2.17.1
WARNING: multiple messages have this Message-ID (diff)
From: Jagan Teki <jagan@amarulasolutions.com> To: u-boot@lists.denx.de Subject: [PATCH v2 0/7] rockchip: PHY drivers (USB) Date: Wed, 6 May 2020 13:20:18 +0530 [thread overview] Message-ID: <20200506075025.1677-1-jagan@amarulasolutions.com> (raw) This is next following series from previous PHY drivers on rockchip [1]. And also tested on top of Frank 'USB 3.0' series [2] from patches 0/9 to 6/9. With this USB 3.0 Host port seems to detecting USB storage but need more testing on other modes as well. Log on rock960 and NanoPC-t4: rock960 => usb start starting USB... Bus usb at fe380000: USB EHCI 1.00 Bus usb at fe3c0000: USB EHCI 1.00 Bus dwc3: usb maximum-speed not found Register 2000140 NbrPorts 2 Starting the controller USB XHCI 1.10 scanning bus usb at fe380000 for devices... 1 USB Device(s) found scanning bus usb at fe3c0000 for devices... 1 USB Device(s) found scanning bus dwc3 for devices... 2 USB Device(s) found scanning usb for storage devices... 1 Storage Device(s) found rock960 => usb tree USB device tree: 1 Hub (480 Mb/s, 0mA) u-boot EHCI Host Controller 1 Hub (480 Mb/s, 0mA) u-boot EHCI Host Controller 1 Hub (5 Gb/s, 0mA) | U-Boot XHCI Host Controller | +-2 Mass Storage (480 Mb/s, 200mA) Generic Mass Storage 789CDB36 => usb start starting USB... Bus usb at fe380000: USB EHCI 1.00 Bus usb at fe3c0000: USB EHCI 1.00 Bus dwc3: usb maximum-speed not found dwc3_of_parse: In Register 2000140 NbrPorts 2 Starting the controller USB XHCI 1.10 Bus dwc3: usb maximum-speed not found dwc3_of_parse: In Register 2000140 NbrPorts 2 Starting the controller USB XHCI 1.10 scanning bus usb at fe380000 for devices... 1 USB Device(s) found scanning bus usb at fe3c0000 for devices... 1 USB Device(s) found scanning bus dwc3 for devices... 1 USB Device(s) found scanning bus dwc3 for devices... 2 USB Device(s) found scanning usb for storage devices... 1 Storage Device(s) found => usb tree USB device tree: 1 Hub (480 Mb/s, 0mA) u-boot EHCI Host Controller 1 Hub (480 Mb/s, 0mA) u-boot EHCI Host Controller 1 Hub (5 Gb/s, 0mA) U-Boot XHCI Host Controller 1 Hub (5 Gb/s, 0mA) | U-Boot XHCI Host Controller | +-2 Mass Storage (480 Mb/s, 200mA) Generic Mass Storage 789CDB36 [2] https://patchwork.ozlabs.org/project/uboot/cover/20200430021620.25772-1-frank.wang at rock-chips.com/ [1] https://patchwork.ozlabs.org/project/uboot/cover/20200430214529.18887-1-jagan at amarulasolutions.com/ Any inputs? Jagan. Jagan Teki (7): clk: rk3399: Enable/Disable the USB2PHY clk clk: rk3399: Set empty for TCPHY assigned-clocks clk: rk3399: Enable/Disable TCPHY clocks phy: rockchip: Add Rockchip USB2PHY driver arm64: dts: rk3399: Move u2phy into root port phy: rockchip: Add Rockchip USB TypeC PHY driver usb: dwc3: add dis_del_phy_power_chg_quirk arch/arm/dts/rk3399.dtsi | 108 +-- drivers/Makefile | 1 + drivers/clk/rockchip/clk_rk3399.c | 38 + drivers/phy/Kconfig | 1 + drivers/phy/rockchip/Kconfig | 21 + drivers/phy/rockchip/Makefile | 7 + drivers/phy/rockchip/phy-rockchip-inno-usb2.c | 312 +++++++ drivers/phy/rockchip/phy-rockchip-typec.c | 796 ++++++++++++++++++ drivers/usb/dwc3/core.c | 6 + drivers/usb/dwc3/core.h | 1 + include/dwc3-uboot.h | 1 + 11 files changed, 1238 insertions(+), 54 deletions(-) create mode 100644 drivers/phy/rockchip/Kconfig create mode 100644 drivers/phy/rockchip/Makefile create mode 100644 drivers/phy/rockchip/phy-rockchip-inno-usb2.c create mode 100644 drivers/phy/rockchip/phy-rockchip-typec.c -- 2.17.1
next reply other threads:[~2020-05-06 7:50 UTC|newest] Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-05-06 7:50 Jagan Teki [this message] 2020-05-06 7:50 ` [PATCH v2 0/7] rockchip: PHY drivers (USB) Jagan Teki [not found] ` <20200506075025.1677-1-jagan-dyjBcgdgk7Pe9wHmmfpqLFaTQe2KTcn/@public.gmane.org> 2020-05-06 7:50 ` [PATCH v2 1/7] clk: rk3399: Enable/Disable the USB2PHY clk Jagan Teki 2020-05-06 7:50 ` Jagan Teki 2020-05-06 7:50 ` [PATCH v2 2/7] clk: rk3399: Set empty for TCPHY assigned-clocks Jagan Teki 2020-05-06 7:50 ` Jagan Teki 2020-05-06 7:50 ` [PATCH v2 3/7] clk: rk3399: Enable/Disable TCPHY clocks Jagan Teki 2020-05-06 7:50 ` Jagan Teki 2020-05-06 7:50 ` [PATCH v2 4/7] phy: rockchip: Add Rockchip USB2PHY driver Jagan Teki 2020-05-06 7:50 ` Jagan Teki 2020-05-06 7:50 ` [PATCH v2 5/7] arm64: dts: rk3399: Move u2phy into root port Jagan Teki 2020-05-06 7:50 ` Jagan Teki 2020-05-06 7:50 ` [PATCH v2 6/7] phy: rockchip: Add Rockchip USB TypeC PHY driver Jagan Teki 2020-05-06 7:50 ` Jagan Teki 2020-05-06 7:50 ` [PATCH v2 7/7] usb: dwc3: add dis_del_phy_power_chg_quirk Jagan Teki 2020-05-06 7:50 ` Jagan Teki [not found] ` <20200506075025.1677-8-jagan-dyjBcgdgk7Pe9wHmmfpqLFaTQe2KTcn/@public.gmane.org> 2020-05-06 11:44 ` Marek Vasut 2020-05-06 11:44 ` Marek Vasut
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20200506075025.1677-1-jagan@amarulasolutions.com \ --to=jagan-dyjbcgdgk7pe9whmmfpqlfatqe2ktcn/@public.gmane.org \ --cc=chenjh-TNX95d0MmH7DzftRWevZcw@public.gmane.org \ --cc=frank.wang-TNX95d0MmH7DzftRWevZcw@public.gmane.org \ --cc=heiko-4mtYJXux2i+zQB+pC5nmwQ@public.gmane.org \ --cc=kever.yang-TNX95d0MmH7DzftRWevZcw@public.gmane.org \ --cc=linux-amarula-dyjBcgdgk7Pe9wHmmfpqLFaTQe2KTcn/@public.gmane.org \ --cc=linux-rockchip-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \ --cc=marek.belisko-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \ --cc=philipp.tomsich-SN7IsUiht6C/RdPyistoZJqQE7yCjDx5@public.gmane.org \ --cc=sjg-F7+t8E8rja9g9hUCZPvPmw@public.gmane.org \ --cc=u-boot-0aAXYlwwYIKGBzrmiIFOJg@public.gmane.org \ --cc=wmc-TNX95d0MmH7DzftRWevZcw@public.gmane.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.