From: Apurva Nandan <a-nandan@ti.com> To: Miquel Raynal <miquel.raynal@bootlin.com>, Richard Weinberger <richard@nod.at>, Vignesh Raghavendra <vigneshr@ti.com>, Mark Brown <broonie@kernel.org>, Apurva Nandan <a-nandan@ti.com>, Patrice Chotard <patrice.chotard@foss.st.com>, Christophe Kerello <christophe.kerello@foss.st.com>, Boris Brezillon <boris.brezillon@collabora.com>, <linux-mtd@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <linux-spi@vger.kernel.org> Cc: <p.yadav@ti.com> Subject: [PATCH v2 00/14] mtd: spinand: Add Octal DTR SPI (8D-8D-8D) mode support Date: Tue, 12 Oct 2021 02:16:05 +0530 [thread overview] Message-ID: <20211011204619.81893-1-a-nandan@ti.com> (raw) Hi, This series proposes patches for adding the following functionality in SPI NAND core: - Octal DTR SPI (8D-8D-8D) mode support - Winbond W35N01JW SPI NAND chip support - Power-on-Reset instruction support This series has been tested on TI J721e EVM with the Winbond W35N01JW flash with following test utilities: - nandtest Test log: https://textbin.net/raw/fhypoz63f9 - mtd_stresstest Test log: https://textbin.net/raw/0xqjmqntj7 - UBIFS LTP stress test (NAND_XL_STRESS_DD_RW_UBIFS). Test log: https://textbin.net/raw/pyokws7wku Datasheet: https://www.winbond.com/export/sites/winbond/datasheet/W35N01JW_Datasheet_Brief.pdf --- Changes in v2: - Removed *_ALL_ARGS() macros from spi-mem.h, and redefined DTR macros. - Renamed spinand_setup_op() to spinand_patch_op(). Reduced one conditional check from this function. Had to keep tweaking in hot-path to avoid complicated implementation "hacks". - Changes in commit messages and added comments. - Dropped "Reject 8D-8D-8D op_templates if octal_dtr_enale() is missing in manufacturer_op" patch. - Reduced PoR reset delay. - Splitted "mtd: spinand: Add support for Winbond W35N01JW SPI NAND flash" into 3 independent patches. Apurva Nandan (14): spi: spi-mem: Add DTR templates for cmd, address, dummy and data phase mtd: spinand: Add enum spinand_proto to indicate current SPI IO mode mtd: spinand: Patch spi_mem_op for the SPI IO protocol using reg_proto mtd: spinand: Fix odd byte addr and data phase in read and write reg op for Octal DTR mode mtd: spinand: Add adjust_op() in manufacturer_ops to modify the ops for manufacturer specific changes mtd: spinand: Add macros for Octal DTR page read and write operations mtd: spinand: Allow enabling Octal DTR mode in the core mtd: spinand: winbond: Add support for write volatile configuration register op mtd: spinand: winbond: Add octal_dtr_enable() for manufacturer_ops mtd: spinand: Add support for Power-on-Reset (PoR) instruction mtd: spinand: Perform Power-on-Reset on the flash in mtd_suspend() mtd: spinand: Add adjust_op() in Winbond manufacturer_ops mtd: spinand: winbond: Rename cache op_variants struct variable mtd: spinand: winbond: Add support for Winbond W35N01JW SPI NAND flash drivers/mtd/nand/spi/core.c | 187 +++++++++++++++++++++++++++++- drivers/mtd/nand/spi/winbond.c | 200 +++++++++++++++++++++++++++++++-- include/linux/mtd/spinand.h | 67 +++++++++++ include/linux/spi/spi-mem.h | 41 +++++++ 4 files changed, 484 insertions(+), 11 deletions(-) -- 2.25.1
WARNING: multiple messages have this Message-ID (diff)
From: Apurva Nandan <a-nandan@ti.com> To: Miquel Raynal <miquel.raynal@bootlin.com>, Richard Weinberger <richard@nod.at>, Vignesh Raghavendra <vigneshr@ti.com>, Mark Brown <broonie@kernel.org>, Apurva Nandan <a-nandan@ti.com>, Patrice Chotard <patrice.chotard@foss.st.com>, Christophe Kerello <christophe.kerello@foss.st.com>, Boris Brezillon <boris.brezillon@collabora.com>, <linux-mtd@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <linux-spi@vger.kernel.org> Cc: <p.yadav@ti.com> Subject: [PATCH v2 00/14] mtd: spinand: Add Octal DTR SPI (8D-8D-8D) mode support Date: Tue, 12 Oct 2021 02:16:05 +0530 [thread overview] Message-ID: <20211011204619.81893-1-a-nandan@ti.com> (raw) Hi, This series proposes patches for adding the following functionality in SPI NAND core: - Octal DTR SPI (8D-8D-8D) mode support - Winbond W35N01JW SPI NAND chip support - Power-on-Reset instruction support This series has been tested on TI J721e EVM with the Winbond W35N01JW flash with following test utilities: - nandtest Test log: https://textbin.net/raw/fhypoz63f9 - mtd_stresstest Test log: https://textbin.net/raw/0xqjmqntj7 - UBIFS LTP stress test (NAND_XL_STRESS_DD_RW_UBIFS). Test log: https://textbin.net/raw/pyokws7wku Datasheet: https://www.winbond.com/export/sites/winbond/datasheet/W35N01JW_Datasheet_Brief.pdf --- Changes in v2: - Removed *_ALL_ARGS() macros from spi-mem.h, and redefined DTR macros. - Renamed spinand_setup_op() to spinand_patch_op(). Reduced one conditional check from this function. Had to keep tweaking in hot-path to avoid complicated implementation "hacks". - Changes in commit messages and added comments. - Dropped "Reject 8D-8D-8D op_templates if octal_dtr_enale() is missing in manufacturer_op" patch. - Reduced PoR reset delay. - Splitted "mtd: spinand: Add support for Winbond W35N01JW SPI NAND flash" into 3 independent patches. Apurva Nandan (14): spi: spi-mem: Add DTR templates for cmd, address, dummy and data phase mtd: spinand: Add enum spinand_proto to indicate current SPI IO mode mtd: spinand: Patch spi_mem_op for the SPI IO protocol using reg_proto mtd: spinand: Fix odd byte addr and data phase in read and write reg op for Octal DTR mode mtd: spinand: Add adjust_op() in manufacturer_ops to modify the ops for manufacturer specific changes mtd: spinand: Add macros for Octal DTR page read and write operations mtd: spinand: Allow enabling Octal DTR mode in the core mtd: spinand: winbond: Add support for write volatile configuration register op mtd: spinand: winbond: Add octal_dtr_enable() for manufacturer_ops mtd: spinand: Add support for Power-on-Reset (PoR) instruction mtd: spinand: Perform Power-on-Reset on the flash in mtd_suspend() mtd: spinand: Add adjust_op() in Winbond manufacturer_ops mtd: spinand: winbond: Rename cache op_variants struct variable mtd: spinand: winbond: Add support for Winbond W35N01JW SPI NAND flash drivers/mtd/nand/spi/core.c | 187 +++++++++++++++++++++++++++++- drivers/mtd/nand/spi/winbond.c | 200 +++++++++++++++++++++++++++++++-- include/linux/mtd/spinand.h | 67 +++++++++++ include/linux/spi/spi-mem.h | 41 +++++++ 4 files changed, 484 insertions(+), 11 deletions(-) -- 2.25.1 ______________________________________________________ Linux MTD discussion mailing list http://lists.infradead.org/mailman/listinfo/linux-mtd/
next reply other threads:[~2021-10-11 20:46 UTC|newest] Thread overview: 40+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-10-11 20:46 Apurva Nandan [this message] 2021-10-11 20:46 ` [PATCH v2 00/14] mtd: spinand: Add Octal DTR SPI (8D-8D-8D) mode support Apurva Nandan 2021-10-11 20:46 ` [PATCH v2 01/14] spi: spi-mem: Add DTR templates for cmd, address, dummy and data phase Apurva Nandan 2021-10-11 20:46 ` Apurva Nandan 2021-10-11 20:46 ` [PATCH v2 02/14] mtd: spinand: Add enum spinand_proto to indicate current SPI IO mode Apurva Nandan 2021-10-11 20:46 ` Apurva Nandan 2021-10-12 6:39 ` Boris Brezillon 2021-10-12 6:39 ` Boris Brezillon 2021-10-11 20:46 ` [PATCH v2 03/14] mtd: spinand: Patch spi_mem_op for the SPI IO protocol using reg_proto Apurva Nandan 2021-10-11 20:46 ` Apurva Nandan 2021-10-12 6:40 ` Boris Brezillon 2021-10-12 6:40 ` Boris Brezillon 2021-10-11 20:46 ` [PATCH v2 04/14] mtd: spinand: Fix odd byte addr and data phase in read and write reg op for Octal DTR mode Apurva Nandan 2021-10-11 20:46 ` Apurva Nandan 2021-10-11 20:46 ` [PATCH v2 05/14] mtd: spinand: Add adjust_op() in manufacturer_ops to modify the ops for manufacturer specific changes Apurva Nandan 2021-10-11 20:46 ` Apurva Nandan 2021-10-12 6:54 ` Boris Brezillon 2021-10-12 6:54 ` Boris Brezillon 2021-10-11 20:46 ` [PATCH v2 06/14] mtd: spinand: Add macros for Octal DTR page read and write operations Apurva Nandan 2021-10-11 20:46 ` Apurva Nandan 2021-10-11 20:46 ` [PATCH v2 07/14] mtd: spinand: Allow enabling Octal DTR mode in the core Apurva Nandan 2021-10-11 20:46 ` Apurva Nandan 2021-10-12 7:14 ` Boris Brezillon 2021-10-12 7:14 ` Boris Brezillon 2021-10-11 20:46 ` [PATCH v2 08/14] mtd: spinand: winbond: Add support for write volatile configuration register op Apurva Nandan 2021-10-11 20:46 ` Apurva Nandan 2021-10-11 20:46 ` [PATCH v2 09/14] mtd: spinand: winbond: Add octal_dtr_enable() for manufacturer_ops Apurva Nandan 2021-10-11 20:46 ` Apurva Nandan 2021-10-11 20:46 ` [PATCH v2 10/14] mtd: spinand: Add support for Power-on-Reset (PoR) instruction Apurva Nandan 2021-10-11 20:46 ` Apurva Nandan 2021-10-11 20:46 ` [PATCH v2 11/14] mtd: spinand: Perform Power-on-Reset on the flash in mtd_suspend() Apurva Nandan 2021-10-11 20:46 ` Apurva Nandan 2021-10-12 7:25 ` Boris Brezillon 2021-10-12 7:25 ` Boris Brezillon 2021-10-11 20:46 ` [PATCH v2 12/14] mtd: spinand: Add adjust_op() in Winbond manufacturer_ops Apurva Nandan 2021-10-11 20:46 ` Apurva Nandan 2021-10-11 20:46 ` [PATCH v2 13/14] mtd: spinand: winbond: Rename cache op_variants struct variable Apurva Nandan 2021-10-11 20:46 ` Apurva Nandan 2021-10-11 20:46 ` [PATCH v2 14/14] mtd: spinand: winbond: Add support for Winbond W35N01JW SPI NAND flash Apurva Nandan 2021-10-11 20:46 ` Apurva Nandan
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20211011204619.81893-1-a-nandan@ti.com \ --to=a-nandan@ti.com \ --cc=boris.brezillon@collabora.com \ --cc=broonie@kernel.org \ --cc=christophe.kerello@foss.st.com \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-mtd@lists.infradead.org \ --cc=linux-spi@vger.kernel.org \ --cc=miquel.raynal@bootlin.com \ --cc=p.yadav@ti.com \ --cc=patrice.chotard@foss.st.com \ --cc=richard@nod.at \ --cc=vigneshr@ti.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.