All of lore.kernel.org
 help / color / mirror / Atom feed
From: Arun R Murthy <arun.r.murthy@intel.com>
To: intel-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org,
	jani.nikula@intel.com
Cc: Arun R Murthy <arun.r.murthy@intel.com>
Subject: [PATCHv2 1/2] drm: Add SDP Error Detection Configuration Register
Date: Tue,  7 Feb 2023 10:56:56 +0530	[thread overview]
Message-ID: <20230207052657.2917314-2-arun.r.murthy@intel.com> (raw)
In-Reply-To: <20230207052657.2917314-1-arun.r.murthy@intel.com>

DP2.0 E11 defines a new register to facilitate SDP error detection by a
128B/132B capable DPRX device.

v2: Update the macro name to reflect the DP spec(Harry)

Signed-off-by: Arun R Murthy <arun.r.murthy@intel.com>
Reviewed-by: Harry Wentland <harry.wentland@amd.com>
---
 include/drm/display/drm_dp.h | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/include/drm/display/drm_dp.h b/include/drm/display/drm_dp.h
index 632376c291db..358db4a9f167 100644
--- a/include/drm/display/drm_dp.h
+++ b/include/drm/display/drm_dp.h
@@ -692,6 +692,9 @@
 # define DP_FEC_LANE_2_SELECT		    (2 << 4)
 # define DP_FEC_LANE_3_SELECT		    (3 << 4)
 
+#define DP_SDP_ERROR_DETECTION_CONFIGURATION	0x121	/* DP 2.0 E11 */
+#define DP_SDP_CRC16_128B132B_EN		BIT(0)
+
 #define DP_AUX_FRAME_SYNC_VALUE		    0x15c   /* eDP 1.4 */
 # define DP_AUX_FRAME_SYNC_VALID	    (1 << 0)
 
-- 
2.25.1


WARNING: multiple messages have this Message-ID (diff)
From: Arun R Murthy <arun.r.murthy@intel.com>
To: intel-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org,
	jani.nikula@intel.com
Cc: Harry Wentland <harry.wentland@amd.com>
Subject: [Intel-gfx] [PATCHv2 1/2] drm: Add SDP Error Detection Configuration Register
Date: Tue,  7 Feb 2023 10:56:56 +0530	[thread overview]
Message-ID: <20230207052657.2917314-2-arun.r.murthy@intel.com> (raw)
In-Reply-To: <20230207052657.2917314-1-arun.r.murthy@intel.com>

DP2.0 E11 defines a new register to facilitate SDP error detection by a
128B/132B capable DPRX device.

v2: Update the macro name to reflect the DP spec(Harry)

Signed-off-by: Arun R Murthy <arun.r.murthy@intel.com>
Reviewed-by: Harry Wentland <harry.wentland@amd.com>
---
 include/drm/display/drm_dp.h | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/include/drm/display/drm_dp.h b/include/drm/display/drm_dp.h
index 632376c291db..358db4a9f167 100644
--- a/include/drm/display/drm_dp.h
+++ b/include/drm/display/drm_dp.h
@@ -692,6 +692,9 @@
 # define DP_FEC_LANE_2_SELECT		    (2 << 4)
 # define DP_FEC_LANE_3_SELECT		    (3 << 4)
 
+#define DP_SDP_ERROR_DETECTION_CONFIGURATION	0x121	/* DP 2.0 E11 */
+#define DP_SDP_CRC16_128B132B_EN		BIT(0)
+
 #define DP_AUX_FRAME_SYNC_VALUE		    0x15c   /* eDP 1.4 */
 # define DP_AUX_FRAME_SYNC_VALID	    (1 << 0)
 
-- 
2.25.1


  reply	other threads:[~2023-02-07  5:32 UTC|newest]

Thread overview: 24+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-01-20  6:15 [PATCHv2 0/2] DP2.0 SDP CRC16 for 128/132b link layer Arun R Murthy
2023-01-20  6:15 ` [Intel-gfx] " Arun R Murthy
2023-01-20  6:15 ` [RESEND PATCHv2 1/2] drm: Add SDP Error Detection Configuration Register Arun R Murthy
2023-01-20  6:15   ` [Intel-gfx] " Arun R Murthy
2023-01-20  6:16 ` [RESEND PATCHv2 2/2] i915/display/dp: SDP CRC16 for 128b132b link layer Arun R Murthy
2023-01-20  6:16   ` [Intel-gfx] " Arun R Murthy
2023-01-26 15:00   ` Jani Nikula
2023-01-26 15:00     ` [Intel-gfx] " Jani Nikula
2023-01-20  6:50 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for DP2.0 SDP CRC16 for 128/132b " Patchwork
2023-01-20  7:25 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
2023-02-07  5:26 ` [PATCHv3 0/2] " Arun R Murthy
2023-02-07  5:26   ` [Intel-gfx] " Arun R Murthy
2023-02-07  5:26   ` Arun R Murthy [this message]
2023-02-07  5:26     ` [Intel-gfx] [PATCHv2 1/2] drm: Add SDP Error Detection Configuration Register Arun R Murthy
2023-02-07  5:26   ` [PATCHv3 2/2] i915/display/dp: SDP CRC16 for 128b132b link layer Arun R Murthy
2023-02-07  5:26     ` [Intel-gfx] " Arun R Murthy
2023-02-14  9:27     ` Jani Nikula
2023-02-14  9:27       ` [Intel-gfx] " Jani Nikula
2023-02-14  9:28       ` Jani Nikula
2023-02-14  9:28         ` [Intel-gfx] " Jani Nikula
  -- strict thread matches above, loose matches on Subject: below --
2023-02-14  9:34 [PATCHv3 0/2] DP2.0 SDP CRC16 for 128/132b " Arun R Murthy
2023-02-14  9:34 ` [PATCHv2 1/2] drm: Add SDP Error Detection Configuration Register Arun R Murthy
2023-01-13  4:36 [PATCH " Arun R Murthy
2023-01-19 11:47 ` [PATCHv2 " Arun R Murthy
2023-01-19 15:35   ` Harry Wentland
2023-01-20  5:59 ` Arun R Murthy

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20230207052657.2917314-2-arun.r.murthy@intel.com \
    --to=arun.r.murthy@intel.com \
    --cc=dri-devel@lists.freedesktop.org \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=jani.nikula@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.