All of lore.kernel.org
 help / color / mirror / Atom feed
From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
To: cip-dev@lists.cip-project.org,
	Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>,
	Pavel Machek <pavel@denx.de>
Cc: Biju Das <biju.das.jz@bp.renesas.com>
Subject: [PATCH v2 5.10.y-cip 44/44] riscv: dts: renesas: rzfive-smarc: Enable the blocks which were explicitly disabled
Date: Tue,  6 Feb 2024 12:27:34 +0000	[thread overview]
Message-ID: <20240206122734.13477-45-prabhakar.mahadev-lad.rj@bp.renesas.com> (raw)
In-Reply-To: <20240206122734.13477-1-prabhakar.mahadev-lad.rj@bp.renesas.com>

commit bfef0760d247550318a4a4a71ae472875caf711c upstream.

Now that noncoherent dma support for the RZ/Five SoC has been added, enable
the IP blocks which were disabled on the RZ/Five SMARC.  This adds
support for the below peripherals:
  * Ethernet
  * DMAC
  * SDHI
  * USB
  * RSPI
  * SSI

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20230929000704.53217-4-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>
---
 .../boot/dts/renesas/rzfive-smarc-som.dtsi    | 23 --------
 arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi | 56 -------------------
 2 files changed, 79 deletions(-)

diff --git a/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi b/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi
index c62debc7ca7e4..433ab5c6a626c 100644
--- a/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi
+++ b/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi
@@ -7,25 +7,8 @@
 
 #include <arm64/renesas/rzg2ul-smarc-som.dtsi>
 
-/ {
-	aliases {
-		/delete-property/ ethernet0;
-		/delete-property/ ethernet1;
-	};
-
-	chosen {
-		bootargs = "ignore_loglevel";
-	};
-};
-
-&dmac {
-	status = "disabled";
-};
-
 #if (!SW_ET0_EN_N)
 &eth0 {
-	status = "disabled";
-
 	phy0: ethernet-phy@7 {
 		/delete-property/ interrupt-parent;
 		/delete-property/ interrupts;
@@ -34,14 +17,8 @@ phy0: ethernet-phy@7 {
 #endif
 
 &eth1 {
-	status = "disabled";
-
 	phy1: ethernet-phy@7 {
 		/delete-property/ interrupt-parent;
 		/delete-property/ interrupts;
 	};
 };
-
-&sdhi0 {
-	status = "disabled";
-};
diff --git a/arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi b/arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi
index c07a487c4e5ad..a8573fdfd8b12 100644
--- a/arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi
+++ b/arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi
@@ -6,59 +6,3 @@
  */
 
 #include <arm64/renesas/rzg2ul-smarc.dtsi>
-
-&ehci0 {
-	status = "disabled";
-};
-
-&ehci1 {
-	status = "disabled";
-};
-
-&hsusb {
-	status = "disabled";
-};
-
-&ohci0 {
-	status = "disabled";
-};
-
-&ohci1 {
-	status = "disabled";
-};
-
-&phyrst {
-	status = "disabled";
-};
-
-&sdhi1 {
-	status = "disabled";
-};
-
-&snd_rzg2l {
-	status = "disabled";
-};
-
-&spi1 {
-	status = "disabled";
-};
-
-&ssi1 {
-	status = "disabled";
-};
-
-&usb0_vbus_otg {
-	status = "disabled";
-};
-
-&usb2_phy0 {
-	status = "disabled";
-};
-
-&usb2_phy1 {
-	status = "disabled";
-};
-
-&vccq_sdhi1 {
-	status = "disabled";
-};
-- 
2.34.1



  parent reply	other threads:[~2024-02-06 12:29 UTC|newest]

Thread overview: 46+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-02-06 12:26 [PATCH v2 5.10.y-cip 00/44] Add support for Renesas RZ/Five RISC-V SoC Lad Prabhakar
2024-02-06 12:26 ` [PATCH v2 5.10.y-cip 01/44] arm64: dts: renesas: rzg2ul-smarc: Move selecting PMOD_SCI0_EN to board DTS Lad Prabhakar
2024-02-06 12:26 ` [PATCH v2 5.10.y-cip 02/44] arm64: dts: renesas: rzg2ul-smarc: Include SoM DTSI into " Lad Prabhakar
2024-02-06 12:26 ` [PATCH v2 5.10.y-cip 03/44] arm64: dts: renesas: r9a07g043: Introduce SOC_PERIPHERAL_IRQ() macro to specify interrupt property Lad Prabhakar
2024-02-06 12:26 ` [PATCH v2 5.10.y-cip 04/44] arm64: dts: renesas: r9a07g043: Update IRQ numbers for SSI channels Lad Prabhakar
2024-02-06 12:26 ` [PATCH v2 5.10.y-cip 05/44] arm64: dts: renesas: r9a07g043: Split out RZ/G2UL SoC specific parts Lad Prabhakar
2024-02-06 12:26 ` [PATCH v2 5.10.y-cip 06/44] cacheinfo: clear cache_leaves(cpu) in free_cache_attributes() Lad Prabhakar
2024-02-06 12:26 ` [PATCH v2 5.10.y-cip 07/44] riscv: Kconfig: Enable cpufreq kconfig menu Lad Prabhakar
2024-02-06 12:26 ` [PATCH v2 5.10.y-cip 08/44] dma-direct: add support for dma_coherent_default_memory Lad Prabhakar
2024-02-06 12:26 ` [PATCH v2 5.10.y-cip 09/44] dma-mapping: allow using the global coherent pool for !ARM Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 10/44] dma-mapping: simplify dma_init_coherent_memory Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 11/44] dma-mapping: add a dma_init_global_coherent helper Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 12/44] dma-mapping: make the global coherent pool conditional Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 13/44] of: also handle dma-noncoherent in of_dma_is_coherent() Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 14/44] of/irq: Use interrupts-extended to find parent Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 15/44] irqchip/sifive-plic: Improve naming scheme for per context offsets Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 16/44] irqchip/sifive-plic: Disable S-mode IRQs if running in M-mode Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 17/44] irqchip/sifive-plic: Add support for Renesas RZ/Five SoC Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 18/44] irqchip/sifive-plic: Make better use of the effective affinity mask Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 19/44] irqchip/sifive-plic: Separate the enable and mask operations Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 20/44] clocksource/drivers/renesas-ostm: Add support for RZ/V2L SoC Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 21/44] clocksource/drivers/riscv: Increase the clock source rating Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 22/44] clocksource/drivers/riscv: Get rid of clocksource_arch_init() callback Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 23/44] mmc: host: Kconfig: Make MMC_SDHI_INTERNAL_DMAC config option dependant on ARCH_RENESAS Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 24/44] dt-bindings: riscv: Sort the CPU core list alphabetically Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 25/44] dt-bindings: riscv: Add Andes AX45MP core to the list Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 26/44] dt-bindings: clock: r9a07g043-cpg: Add Renesas RZ/Five CPG Clock and Reset Definitions Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 27/44] dt-bindings: cache: andestech,ax45mp-cache: Add DT binding documentation for L2 cache controller Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 28/44] soc: renesas: Identify RZ/Five SoC Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 29/44] clk: renesas: r9a07g043: Add support for " Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 30/44] cache: Add L2 cache management for Andes AX45MP RISC-V core Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 31/44] cache: ax45mp_cache: Add non coherent support Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 32/44] soc: renesas: Kconfig: Select the required configs for RZ/Five SoC Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 33/44] riscv: Kconfig.socs: Add ARCH_RENESAS kconfig option Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 34/44] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 35/44] riscv: dts: renesas: Add minimal DTS for Renesas RZ/Five SMARC EVK Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 36/44] riscv: dts: renesas: r9a07g043f/rzfive-smarc-som: Enable ADC/OPP/Thermal Zones/TSU Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 37/44] riscv: dts: renesas: rzfive-smarc: Enable CANFD/I2C Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 38/44] riscv: dts: renesas: rzfive-smarc-som: Enable WDT Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 39/44] riscv: dts: renesas: rzfive-smarc-som: Enable OSTM nodes Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 40/44] riscv: dts: renesas: rzfive-smarc-som: Drop PHY interrupt support for ETH{0,1} Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 41/44] riscv: dts: renesas: Clean up dtbs_check W=1 warning due to empty phy node Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 42/44] riscv: dts: renesas: r9a07g043f: Add L2 cache node Lad Prabhakar
2024-02-06 12:27 ` [PATCH v2 5.10.y-cip 43/44] riscv: dts: renesas: r9a07g043f: Add dma-noncoherent property Lad Prabhakar
2024-02-06 12:27 ` Lad Prabhakar [this message]
2024-02-06 17:51 ` [PATCH v2 5.10.y-cip 00/44] Add support for Renesas RZ/Five RISC-V SoC Pavel Machek

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20240206122734.13477-45-prabhakar.mahadev-lad.rj@bp.renesas.com \
    --to=prabhakar.mahadev-lad.rj@bp.renesas.com \
    --cc=biju.das.jz@bp.renesas.com \
    --cc=cip-dev@lists.cip-project.org \
    --cc=nobuhiro1.iwamatsu@toshiba.co.jp \
    --cc=pavel@denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.