From: Cristian Ciocaltea <cristian.ciocaltea@gmail.com> To: "Stephen Boyd" <sboyd@kernel.org>, "Rob Herring" <robh+dt@kernel.org>, "Manivannan Sadhasivam" <manivannan.sadhasivam@linaro.org>, "Andreas Färber" <afaerber@suse.de>, "Michael Turquette" <mturquette@baylibre.com>, "Edgar Bernardi Righi" <edgar.righi@lsitec.org.br> Cc: linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-actions@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH v3 0/6] Improve clock support for Actions S500 SoC Date: Thu, 10 Jun 2021 23:05:20 +0300 [thread overview] Message-ID: <cover.1623354574.git.cristian.ciocaltea@gmail.com> (raw) While working on a driver to support the Actions Semi Owl Ethernet MAC, I found and fixed some issues on the existing implementation of the S500 SoC clock subsystem and, additionally, I added two missing clocks. Thanks, Cristi Changes in v3: - Fixed swapped flags between "ahbprediv_clk" and "ahb_clk" in patch 4/6 - Added Reviewed-by tags from Mani - Rebased patch series on v5.13-rc5 Changes in v2 (according to Mani's review): - Re-added entry "{ 24, 1, 25 }" to sd_factor_table, according to the datasheet (V1.8+), this is a valid divider - Re-added OWL_GATE_HW to SENSOR[0-1], according to the datasheet they are gated, even though the vendor implementation states the opposite - Reverted the addition of the clock div table for H clock to support the '1' divider (according to the datasheet), even though the vendor implementation marks it as reserved - Reordered "nic_clk_mux_p" after "ahbprediv_clk_mux_p" to follow the reg field ordering - Rebased patch series on v5.13-rc3 Cristian Ciocaltea (6): clk: actions: Fix UART clock dividers on Owl S500 SoC clk: actions: Fix SD clocks factor table on Owl S500 SoC clk: actions: Fix bisp_factor_table based clocks on Owl S500 SoC clk: actions: Fix AHPPREDIV-H-AHB clock chain on Owl S500 SoC dt-bindings: clock: Add NIC and ETHERNET bindings for Actions S500 SoC clk: actions: Add NIC and ETHERNET clock support for Actions S500 SoC drivers/clk/actions/owl-s500.c | 92 +++++++++++++------- include/dt-bindings/clock/actions,s500-cmu.h | 6 +- 2 files changed, 65 insertions(+), 33 deletions(-) -- 2.32.0
WARNING: multiple messages have this Message-ID (diff)
From: Cristian Ciocaltea <cristian.ciocaltea@gmail.com> To: "Stephen Boyd" <sboyd@kernel.org>, "Rob Herring" <robh+dt@kernel.org>, "Manivannan Sadhasivam" <manivannan.sadhasivam@linaro.org>, "Andreas Färber" <afaerber@suse.de>, "Michael Turquette" <mturquette@baylibre.com>, "Edgar Bernardi Righi" <edgar.righi@lsitec.org.br> Cc: linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-actions@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH v3 0/6] Improve clock support for Actions S500 SoC Date: Thu, 10 Jun 2021 23:05:20 +0300 [thread overview] Message-ID: <cover.1623354574.git.cristian.ciocaltea@gmail.com> (raw) While working on a driver to support the Actions Semi Owl Ethernet MAC, I found and fixed some issues on the existing implementation of the S500 SoC clock subsystem and, additionally, I added two missing clocks. Thanks, Cristi Changes in v3: - Fixed swapped flags between "ahbprediv_clk" and "ahb_clk" in patch 4/6 - Added Reviewed-by tags from Mani - Rebased patch series on v5.13-rc5 Changes in v2 (according to Mani's review): - Re-added entry "{ 24, 1, 25 }" to sd_factor_table, according to the datasheet (V1.8+), this is a valid divider - Re-added OWL_GATE_HW to SENSOR[0-1], according to the datasheet they are gated, even though the vendor implementation states the opposite - Reverted the addition of the clock div table for H clock to support the '1' divider (according to the datasheet), even though the vendor implementation marks it as reserved - Reordered "nic_clk_mux_p" after "ahbprediv_clk_mux_p" to follow the reg field ordering - Rebased patch series on v5.13-rc3 Cristian Ciocaltea (6): clk: actions: Fix UART clock dividers on Owl S500 SoC clk: actions: Fix SD clocks factor table on Owl S500 SoC clk: actions: Fix bisp_factor_table based clocks on Owl S500 SoC clk: actions: Fix AHPPREDIV-H-AHB clock chain on Owl S500 SoC dt-bindings: clock: Add NIC and ETHERNET bindings for Actions S500 SoC clk: actions: Add NIC and ETHERNET clock support for Actions S500 SoC drivers/clk/actions/owl-s500.c | 92 +++++++++++++------- include/dt-bindings/clock/actions,s500-cmu.h | 6 +- 2 files changed, 65 insertions(+), 33 deletions(-) -- 2.32.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2021-06-10 20:05 UTC|newest] Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-06-10 20:05 Cristian Ciocaltea [this message] 2021-06-10 20:05 ` [PATCH v3 0/6] Improve clock support for Actions S500 SoC Cristian Ciocaltea 2021-06-10 20:05 ` [PATCH v3 1/6] clk: actions: Fix UART clock dividers on Owl " Cristian Ciocaltea 2021-06-10 20:05 ` Cristian Ciocaltea 2021-06-28 1:46 ` Stephen Boyd 2021-06-28 1:46 ` Stephen Boyd 2021-06-10 20:05 ` [PATCH v3 2/6] clk: actions: Fix SD clocks factor table " Cristian Ciocaltea 2021-06-10 20:05 ` Cristian Ciocaltea 2021-06-28 1:47 ` Stephen Boyd 2021-06-28 1:47 ` Stephen Boyd 2021-06-10 20:05 ` [PATCH v3 3/6] clk: actions: Fix bisp_factor_table based clocks " Cristian Ciocaltea 2021-06-10 20:05 ` Cristian Ciocaltea 2021-06-28 1:47 ` Stephen Boyd 2021-06-28 1:47 ` Stephen Boyd 2021-06-10 20:05 ` [PATCH v3 4/6] clk: actions: Fix AHPPREDIV-H-AHB clock chain " Cristian Ciocaltea 2021-06-10 20:05 ` Cristian Ciocaltea 2021-06-11 4:11 ` Manivannan Sadhasivam 2021-06-11 4:11 ` Manivannan Sadhasivam 2021-06-28 1:47 ` Stephen Boyd 2021-06-28 1:47 ` Stephen Boyd 2021-06-10 20:05 ` [PATCH v3 5/6] dt-bindings: clock: Add NIC and ETHERNET bindings for Actions " Cristian Ciocaltea 2021-06-10 20:05 ` Cristian Ciocaltea 2021-06-28 1:47 ` Stephen Boyd 2021-06-28 1:47 ` Stephen Boyd 2021-06-10 20:05 ` [PATCH v3 6/6] clk: actions: Add NIC and ETHERNET clock support " Cristian Ciocaltea 2021-06-10 20:05 ` Cristian Ciocaltea 2021-06-28 1:47 ` Stephen Boyd 2021-06-28 1:47 ` Stephen Boyd 2021-06-16 16:06 ` [PATCH v3 0/6] Improve " Cristian Ciocaltea 2021-06-16 16:06 ` Cristian Ciocaltea
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=cover.1623354574.git.cristian.ciocaltea@gmail.com \ --to=cristian.ciocaltea@gmail.com \ --cc=afaerber@suse.de \ --cc=devicetree@vger.kernel.org \ --cc=edgar.righi@lsitec.org.br \ --cc=linux-actions@lists.infradead.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=manivannan.sadhasivam@linaro.org \ --cc=mturquette@baylibre.com \ --cc=robh+dt@kernel.org \ --cc=sboyd@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.