* [PATCH] ARM: dts: usr8200: Fix phy registers
@ 2023-10-20 13:11 Linus Walleij
2023-10-26 16:50 ` patchwork-bot+linux-soc
0 siblings, 1 reply; 2+ messages in thread
From: Linus Walleij @ 2023-10-20 13:11 UTC (permalink / raw)
To: soc, Linus Walleij, Imre Kaloz, Krzysztof Halasa
Cc: linux-arm-kernel, Linus Walleij
The MV88E6060 switch has internal PHY registers at MDIO
addresses 0x00..0x04. Tie each port to the corresponding
PHY.
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
---
SoC folks: please apply this directly to DTS files or
fixes whatever comes first.
---
.../intel/ixp/intel-ixp42x-usrobotics-usr8200.dts | 22 ++++++++++++++++++++++
1 file changed, 22 insertions(+)
diff --git a/arch/arm/boot/dts/intel/ixp/intel-ixp42x-usrobotics-usr8200.dts b/arch/arm/boot/dts/intel/ixp/intel-ixp42x-usrobotics-usr8200.dts
index 90fd51b36e7d..2c89db34c8d8 100644
--- a/arch/arm/boot/dts/intel/ixp/intel-ixp42x-usrobotics-usr8200.dts
+++ b/arch/arm/boot/dts/intel/ixp/intel-ixp42x-usrobotics-usr8200.dts
@@ -165,6 +165,24 @@ mdio {
#address-cells = <1>;
#size-cells = <0>;
+ /*
+ * PHY 0..4 are internal to the MV88E6060 switch but appear
+ * as independent devices.
+ */
+ phy0: ethernet-phy@0 {
+ reg = <0>;
+ };
+ phy1: ethernet-phy@1 {
+ reg = <1>;
+ };
+ phy2: ethernet-phy@2 {
+ reg = <2>;
+ };
+ phy3: ethernet-phy@3 {
+ reg = <3>;
+ };
+
+ /* Altima AMI101L used by the WAN port */
phy9: ethernet-phy@9 {
reg = <9>;
};
@@ -181,21 +199,25 @@ ports {
port@0 {
reg = <0>;
label = "lan1";
+ phy-handle = <&phy0>;
};
port@1 {
reg = <1>;
label = "lan2";
+ phy-handle = <&phy1>;
};
port@2 {
reg = <2>;
label = "lan3";
+ phy-handle = <&phy2>;
};
port@3 {
reg = <3>;
label = "lan4";
+ phy-handle = <&phy3>;
};
port@5 {
---
base-commit: 9f3539d6b794040c3054acf1f547c41fb381a0fc
change-id: 20231020-ixp4xx-usr8200-dtsfix-ed058cfd5d07
Best regards,
--
Linus Walleij <linus.walleij@linaro.org>
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH] ARM: dts: usr8200: Fix phy registers
2023-10-20 13:11 [PATCH] ARM: dts: usr8200: Fix phy registers Linus Walleij
@ 2023-10-26 16:50 ` patchwork-bot+linux-soc
0 siblings, 0 replies; 2+ messages in thread
From: patchwork-bot+linux-soc @ 2023-10-26 16:50 UTC (permalink / raw)
To: Linus Walleij; +Cc: soc
Hello:
This patch was applied to soc/soc.git (for-next)
by Arnd Bergmann <arnd@arndb.de>:
On Fri, 20 Oct 2023 15:11:41 +0200 you wrote:
> The MV88E6060 switch has internal PHY registers at MDIO
> addresses 0x00..0x04. Tie each port to the corresponding
> PHY.
>
> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
> ---
> SoC folks: please apply this directly to DTS files or
> fixes whatever comes first.
>
> [...]
Here is the summary with links:
- ARM: dts: usr8200: Fix phy registers
https://git.kernel.org/soc/soc/c/95962b0e8ca6
You are awesome, thank you!
--
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2023-10-26 16:50 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2023-10-20 13:11 [PATCH] ARM: dts: usr8200: Fix phy registers Linus Walleij
2023-10-26 16:50 ` patchwork-bot+linux-soc
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).