* [GIT PULL] RISC-V Devicetrees for v6.9
@ 2024-03-05 19:55 Conor Dooley
2024-03-06 7:00 ` patchwork-bot+linux-soc
0 siblings, 1 reply; 2+ messages in thread
From: Conor Dooley @ 2024-03-05 19:55 UTC (permalink / raw)
To: soc; +Cc: conor, palmer, linux-riscv
[-- Attachment #1: Type: text/plain, Size: 3710 bytes --]
Hey Arnd,
I'm a little late this time around, meant to send this before -rc8,
but I ended up crashing my bike in the surprise bad weather we had
here on Friday and didn't do anything for the weekend at all.
There's some binding stuff here that Uwe didn't want to take in PWM
and then a follow-up patch that ended up in my tree because the original
was not in his... I'm gonna try to avoid something like that happening
again, I' prob just send that sort of thing via Rob in the future.
Thanks,
Conor.
The following changes since commit 6613476e225e090cc9aad49be7fa504e290dd33d:
Linux 6.8-rc1 (2024-01-21 14:11:32 -0800)
are available in the Git repository at:
https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux.git/ tags/riscv-dt-for-v6.9
for you to fetch changes up to 28ecaaa5af192fa8a3f406e5a3e5416324c4d0a5:
riscv: dts: starfive: jh7110: Add camera subsystem nodes (2024-03-01 16:12:26 +0000)
----------------------------------------------------------------
RISC-V Devicetrees for v6.9
Microchip:
Missing bus clocks for the CAN controllers spotted during the creation
of a driver for the controllers and a specific compatible for the SiFive
PDMA block on PolarFire SoC.
Starfive:
PWM nodes for the jh7100 and jh7110. Camera subsystem support for the
latter. Most notably however is the addition of ethernet support for the
jh7110 which finally allows people to use the network on the OG VisionFive
and on the Beagle-V Starlight board. This was made possible by the
non-standard cache management operations support added for the RZ/Five
which could be extended to the ccache present on the jh7100.
bindings:
Additional clarification for what the reg property represents for cpus
and two opencores PWM binding changes - the original addition and an
added compatible. The latter is here as the driver patch was not ready
but the PWM maintainer told me to go ahead and merge it.
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
----------------------------------------------------------------
Changhuang Liang (1):
riscv: dts: starfive: jh7110: Add camera subsystem nodes
Conor Dooley (1):
riscv: dts: microchip: add missing CAN bus clocks
Cristian Ciocaltea (4):
riscv: dts: starfive: jh7100: Add sysmain and gmac DT nodes
riscv: dts: starfive: jh7100-common: Setup pinmux and enable gmac
riscv: dts: starfive: visionfive-v1: Setup ethernet phy
riscv: dts: starfive: beaglev-starlight: Setup phy reset gpio
Heinrich Schuchardt (1):
dt-bindings: riscv: cpus: reg matches hart ID
Ji Sheng Teoh (1):
dt-bindings: pwm: opencores: Add compatible for StarFive JH8100
Shravan Chippa (1):
riscv: dts: microchip: add specific compatible for mpfs pdma
William Qiu (3):
dt-bindings: pwm: Add bindings for OpenCores PWM Controller
riscv: dts: starfive: jh7100: Add PWM node and pins configuration
riscv: dts: starfive: jh7110: Add PWM node and pins configuration
.../devicetree/bindings/pwm/opencores,pwm.yaml | 56 +++++++++++
Documentation/devicetree/bindings/riscv/cpus.yaml | 4 +
arch/riscv/boot/dts/microchip/mpfs.dtsi | 6 +-
.../boot/dts/starfive/jh7100-beaglev-starlight.dts | 11 +++
arch/riscv/boot/dts/starfive/jh7100-common.dtsi | 108 +++++++++++++++++++++
.../dts/starfive/jh7100-starfive-visionfive-v1.dts | 22 ++++-
arch/riscv/boot/dts/starfive/jh7100.dtsi | 45 +++++++++
.../dts/starfive/jh7110-starfive-visionfive-2.dtsi | 71 ++++++++++++++
arch/riscv/boot/dts/starfive/jh7110.dtsi | 76 +++++++++++++++
9 files changed, 395 insertions(+), 4 deletions(-)
create mode 100644 Documentation/devicetree/bindings/pwm/opencores,pwm.yaml
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: [GIT PULL] RISC-V Devicetrees for v6.9
2024-03-05 19:55 [GIT PULL] RISC-V Devicetrees for v6.9 Conor Dooley
@ 2024-03-06 7:00 ` patchwork-bot+linux-soc
0 siblings, 0 replies; 2+ messages in thread
From: patchwork-bot+linux-soc @ 2024-03-06 7:00 UTC (permalink / raw)
To: Conor Dooley; +Cc: soc
Hello:
This pull request was applied to soc/soc.git (for-next)
by Arnd Bergmann <arnd@arndb.de>:
On Tue, 5 Mar 2024 19:55:27 +0000 you wrote:
> Hey Arnd,
>
> I'm a little late this time around, meant to send this before -rc8,
> but I ended up crashing my bike in the surprise bad weather we had
> here on Friday and didn't do anything for the weekend at all.
>
> There's some binding stuff here that Uwe didn't want to take in PWM
> and then a follow-up patch that ended up in my tree because the original
> was not in his... I'm gonna try to avoid something like that happening
> again, I' prob just send that sort of thing via Rob in the future.
>
> [...]
Here is the summary with links:
- [GIT,PULL] RISC-V Devicetrees for v6.9
https://git.kernel.org/soc/soc/c/ee7dad0b8181
You are awesome, thank you!
--
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2024-03-06 7:00 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2024-03-05 19:55 [GIT PULL] RISC-V Devicetrees for v6.9 Conor Dooley
2024-03-06 7:00 ` patchwork-bot+linux-soc
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).