* x86/fpu: Don't cache access to fpu_fpregs_owner_ctx
@ 2019-12-02 23:24 Barret Rhoden
2019-12-03 6:38 ` Greg KH
0 siblings, 1 reply; 2+ messages in thread
From: Barret Rhoden @ 2019-12-02 23:24 UTC (permalink / raw)
To: stable
commit 59c4bd853abcea95eccc167a7d7fd5f1a5f47b98 upstream
Hi -
Please apply to 5.4. This commit fixes floating point register
corruption that became triggerable starting with v5.2.
Thanks,
Barret
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: x86/fpu: Don't cache access to fpu_fpregs_owner_ctx
2019-12-02 23:24 x86/fpu: Don't cache access to fpu_fpregs_owner_ctx Barret Rhoden
@ 2019-12-03 6:38 ` Greg KH
0 siblings, 0 replies; 2+ messages in thread
From: Greg KH @ 2019-12-03 6:38 UTC (permalink / raw)
To: Barret Rhoden; +Cc: stable
On Mon, Dec 02, 2019 at 06:24:49PM -0500, Barret Rhoden wrote:
> commit 59c4bd853abcea95eccc167a7d7fd5f1a5f47b98 upstream
>
> Hi -
>
> Please apply to 5.4. This commit fixes floating point register corruption
> that became triggerable starting with v5.2.
Now queued up, thanks.
greg k-h
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2019-12-03 6:38 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-12-02 23:24 x86/fpu: Don't cache access to fpu_fpregs_owner_ctx Barret Rhoden
2019-12-03 6:38 ` Greg KH
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).