* [PULL] u-boot-riscv/next
@ 2021-06-16 7:44 Leo Liang
2021-06-16 8:07 ` Bin Meng
0 siblings, 1 reply; 8+ messages in thread
From: Leo Liang @ 2021-06-16 7:44 UTC (permalink / raw)
To: trini; +Cc: u-boot, rick
Hi Tom,
Please pull u-boot-riscv/next into -next.
The following changes on the "next" branch since commit c4737cd594b5c4c47aff789fc53f7dd36ed03c94:
Merge tag 'xilinx-for-v2021.07-rc5' of https://source.denx.de/u-boot/custodians/u-boot-microblaze (2021-06-11 08:29:34 -0400)
are available in the Git repository at:
git@source.denx.de:u-boot/custodians/u-boot-riscv.git
for you to fetch changes up to efbcd66af3c83b14efb72eb38f73cd4af8128208:
test: Add K210 PLL tests to sandbox defconfigs (2021-06-16 10:04:23 +0800)
CI result shows no issue: https://source.denx.de/u-boot/custodians/u-boot-riscv/-/pipelines/7856
----------------------------------------------------------------
Bin Meng (6):
riscv: ae350: dts: Add SPDX license header
riscv: ae350: dts: Remove the unnecessary space in bootargs
riscv: ae350: dts: Remove the unnecessary #address-cells in plic nodes
riscv: ae350: dts: Fix #interrupt-cells for plic0 in 32-bit
riscv: ae350: dts: Add missing "u-boot, dm-spl" for SPL config
riscv: ae350: doc: Remove CONFIG_SKIP_LOWLEVEL_INIT
Sean Anderson (11):
clk: Allow force setting clock defaults before relocation
clk: k210: Rewrite to remove CCF
clk: k210: Move pll into the rest of the driver
clk: k210: Implement soc_clk_dump
clk: k210: Re-add support for setting rate
clk: k210: Don't set PLL rates if we are already at the correct rate
clk: k210: Remove bypass driver
clk: k210: Move k210 clock out of its own subdirectory
k210: dts: Set PLL1 to the same rate as PLL0
k210: Don't imply CCF
test: Add K210 PLL tests to sandbox defconfigs
MAINTAINERS | 4 +-
arch/riscv/dts/ae350-u-boot.dtsi | 52 ++
arch/riscv/dts/ae350_32.dts | 9 +-
arch/riscv/dts/ae350_64.dts | 7 +-
arch/riscv/dts/k210.dtsi | 2 +
board/sipeed/maix/Kconfig | 2 -
configs/sandbox64_defconfig | 2 +
configs/sandbox_defconfig | 2 +
configs/sandbox_flattree_defconfig | 2 +
configs/sipeed_maix_bitm_defconfig | 2 +-
doc/board/AndesTech/ax25-ae350.rst | 19 +-
drivers/clk/Kconfig | 14 +-
drivers/clk/Makefile | 2 +-
drivers/clk/clk-uclass.c | 27 +-
drivers/clk/clk_kendryte.c | 1320 +++++++++++++++++++++++++++++++
drivers/clk/kendryte/Kconfig | 12 -
drivers/clk/kendryte/Makefile | 1 -
drivers/clk/kendryte/bypass.c | 273 -------
drivers/clk/kendryte/clk.c | 668 ----------------
drivers/clk/kendryte/pll.c | 585 --------------
drivers/clk/rockchip/clk_rk3308.c | 2 +-
drivers/core/device.c | 2 +-
drivers/net/gmac_rockchip.c | 2 +-
include/clk.h | 30 +-
include/dt-bindings/clock/k210-sysctl.h | 94 ++-
include/kendryte/bypass.h | 31 -
include/kendryte/clk.h | 35 -
include/kendryte/pll.h | 34 -
28 files changed, 1502 insertions(+), 1733 deletions(-)
create mode 100644 arch/riscv/dts/ae350-u-boot.dtsi
create mode 100644 drivers/clk/clk_kendryte.c
delete mode 100644 drivers/clk/kendryte/Kconfig
delete mode 100644 drivers/clk/kendryte/Makefile
delete mode 100644 drivers/clk/kendryte/bypass.c
delete mode 100644 drivers/clk/kendryte/clk.c
delete mode 100644 drivers/clk/kendryte/pll.c
delete mode 100644 include/kendryte/bypass.h
delete mode 100644 include/kendryte/clk.h
Best regards,
Leo
^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [PULL] u-boot-riscv/next
2021-06-16 7:44 [PULL] u-boot-riscv/next Leo Liang
@ 2021-06-16 8:07 ` Bin Meng
2021-06-16 8:28 ` Leo Liang
0 siblings, 1 reply; 8+ messages in thread
From: Bin Meng @ 2021-06-16 8:07 UTC (permalink / raw)
To: Leo Liang; +Cc: Tom Rini, U-Boot Mailing List, Rick Chen
Hi Leo,
On Wed, Jun 16, 2021 at 3:44 PM Leo Liang <ycliang@andestech.com> wrote:
>
> Hi Tom,
>
> Please pull u-boot-riscv/next into -next.
>
> The following changes on the "next" branch since commit c4737cd594b5c4c47aff789fc53f7dd36ed03c94:
>
> Merge tag 'xilinx-for-v2021.07-rc5' of https://source.denx.de/u-boot/custodians/u-boot-microblaze (2021-06-11 08:29:34 -0400)
>
> are available in the Git repository at:
>
> git@source.denx.de:u-boot/custodians/u-boot-riscv.git
>
> for you to fetch changes up to efbcd66af3c83b14efb72eb38f73cd4af8128208:
>
> test: Add K210 PLL tests to sandbox defconfigs (2021-06-16 10:04:23 +0800)
>
> CI result shows no issue: https://source.denx.de/u-boot/custodians/u-boot-riscv/-/pipelines/7856
>
> ----------------------------------------------------------------
> Bin Meng (6):
> riscv: ae350: dts: Add SPDX license header
> riscv: ae350: dts: Remove the unnecessary space in bootargs
> riscv: ae350: dts: Remove the unnecessary #address-cells in plic nodes
> riscv: ae350: dts: Fix #interrupt-cells for plic0 in 32-bit
> riscv: ae350: dts: Add missing "u-boot, dm-spl" for SPL config
> riscv: ae350: doc: Remove CONFIG_SKIP_LOWLEVEL_INIT
It seems this patch is missing?
riscv: andes_plic: Fix riscv_get_ipi() mask
http://patchwork.ozlabs.org/project/uboot/patch/20210615054557.376750-1-bmeng.cn@gmail.com/
Regards,
Bin
^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [PULL] u-boot-riscv/next
2021-06-16 8:07 ` Bin Meng
@ 2021-06-16 8:28 ` Leo Liang
2021-06-16 12:06 ` Tom Rini
0 siblings, 1 reply; 8+ messages in thread
From: Leo Liang @ 2021-06-16 8:28 UTC (permalink / raw)
To: Bin Meng, trini; +Cc: u-boot, rick
On Wed, Jun 16, 2021 at 04:07:26PM +0800, Bin Meng wrote:
> Hi Leo,
>
> On Wed, Jun 16, 2021 at 3:44 PM Leo Liang <ycliang@andestech.com> wrote:
> >
> > Hi Tom,
> >
> > Please pull u-boot-riscv/next into -next.
> >
> > The following changes on the "next" branch since commit c4737cd594b5c4c47aff789fc53f7dd36ed03c94:
> >
> > Merge tag 'xilinx-for-v2021.07-rc5' of https://source.denx.de/u-boot/custodians/u-boot-microblaze (2021-06-11 08:29:34 -0400)
> >
> > are available in the Git repository at:
> >
> > git@source.denx.de:u-boot/custodians/u-boot-riscv.git
> >
> > for you to fetch changes up to efbcd66af3c83b14efb72eb38f73cd4af8128208:
> >
> > test: Add K210 PLL tests to sandbox defconfigs (2021-06-16 10:04:23 +0800)
> >
> > CI result shows no issue: https://source.denx.de/u-boot/custodians/u-boot-riscv/-/pipelines/7856
> >
> > ----------------------------------------------------------------
> > Bin Meng (6):
> > riscv: ae350: dts: Add SPDX license header
> > riscv: ae350: dts: Remove the unnecessary space in bootargs
> > riscv: ae350: dts: Remove the unnecessary #address-cells in plic nodes
> > riscv: ae350: dts: Fix #interrupt-cells for plic0 in 32-bit
> > riscv: ae350: dts: Add missing "u-boot, dm-spl" for SPL config
> > riscv: ae350: doc: Remove CONFIG_SKIP_LOWLEVEL_INIT
>
> It seems this patch is missing?
>
> riscv: andes_plic: Fix riscv_get_ipi() mask
> http://patchwork.ozlabs.org/project/uboot/patch/20210615054557.376750-1-bmeng.cn@gmail.com/
>
> Regards,
> Bin
Hi Bin,
Sorry, I must have omitted it by accident.
Hi Tom,
Could you drop this PR ?
I will send another one including the patch Bin mentioned.
Thanks!
Best regards,
Leo
^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [PULL] u-boot-riscv/next
2021-06-16 8:28 ` Leo Liang
@ 2021-06-16 12:06 ` Tom Rini
0 siblings, 0 replies; 8+ messages in thread
From: Tom Rini @ 2021-06-16 12:06 UTC (permalink / raw)
To: Leo Liang; +Cc: Bin Meng, u-boot, rick
[-- Attachment #1: Type: text/plain, Size: 1923 bytes --]
On Wed, Jun 16, 2021 at 04:28:21PM +0800, Leo Liang wrote:
> On Wed, Jun 16, 2021 at 04:07:26PM +0800, Bin Meng wrote:
> > Hi Leo,
> >
> > On Wed, Jun 16, 2021 at 3:44 PM Leo Liang <ycliang@andestech.com> wrote:
> > >
> > > Hi Tom,
> > >
> > > Please pull u-boot-riscv/next into -next.
> > >
> > > The following changes on the "next" branch since commit c4737cd594b5c4c47aff789fc53f7dd36ed03c94:
> > >
> > > Merge tag 'xilinx-for-v2021.07-rc5' of https://source.denx.de/u-boot/custodians/u-boot-microblaze (2021-06-11 08:29:34 -0400)
> > >
> > > are available in the Git repository at:
> > >
> > > git@source.denx.de:u-boot/custodians/u-boot-riscv.git
> > >
> > > for you to fetch changes up to efbcd66af3c83b14efb72eb38f73cd4af8128208:
> > >
> > > test: Add K210 PLL tests to sandbox defconfigs (2021-06-16 10:04:23 +0800)
> > >
> > > CI result shows no issue: https://source.denx.de/u-boot/custodians/u-boot-riscv/-/pipelines/7856
> > >
> > > ----------------------------------------------------------------
> > > Bin Meng (6):
> > > riscv: ae350: dts: Add SPDX license header
> > > riscv: ae350: dts: Remove the unnecessary space in bootargs
> > > riscv: ae350: dts: Remove the unnecessary #address-cells in plic nodes
> > > riscv: ae350: dts: Fix #interrupt-cells for plic0 in 32-bit
> > > riscv: ae350: dts: Add missing "u-boot, dm-spl" for SPL config
> > > riscv: ae350: doc: Remove CONFIG_SKIP_LOWLEVEL_INIT
> >
> > It seems this patch is missing?
> >
> > riscv: andes_plic: Fix riscv_get_ipi() mask
> > http://patchwork.ozlabs.org/project/uboot/patch/20210615054557.376750-1-bmeng.cn@gmail.com/
> >
> > Regards,
> > Bin
>
> Hi Bin,
>
> Sorry, I must have omitted it by accident.
>
> Hi Tom,
>
> Could you drop this PR ?
> I will send another one including the patch Bin mentioned.
> Thanks!
Will do.
--
Tom
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 659 bytes --]
^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [PULL] u-boot-riscv/next
2023-09-21 1:28 Leo Liang
@ 2023-09-21 19:56 ` Tom Rini
0 siblings, 0 replies; 8+ messages in thread
From: Tom Rini @ 2023-09-21 19:56 UTC (permalink / raw)
To: Leo Liang; +Cc: u-boot, rick
[-- Attachment #1: Type: text/plain, Size: 704 bytes --]
On Thu, Sep 21, 2023 at 09:28:46AM +0800, Leo Liang wrote:
> Hi Tom,
>
> The following changes since commit c58ee1c9946a1550b1f6fee2b25da9ecc89baf71:
>
> Merge branch '2023-09-19-tidy-up-some-kconfig-options' into next (2023-09-19 17:44:18 -0400)
>
> are available in the Git repository at:
>
> https://source.denx.de/u-boot/custodians/u-boot-riscv.git next
>
> for you to fetch changes up to 90602e779d3ae3bd02faae0eb40b4fcefec419f7:
>
> riscv: dts: starfive: generate u-boot-spl.bin.normal.out (2023-09-20 21:05:16 +0800)
>
> CI result shows no issue: https://source.denx.de/u-boot/custodians/u-boot-riscv/-/pipelines/17779
Applied to u-boot/next, thanks!
--
Tom
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 659 bytes --]
^ permalink raw reply [flat|nested] 8+ messages in thread
* [PULL] u-boot-riscv/next
@ 2023-09-21 1:28 Leo Liang
2023-09-21 19:56 ` Tom Rini
0 siblings, 1 reply; 8+ messages in thread
From: Leo Liang @ 2023-09-21 1:28 UTC (permalink / raw)
To: trini; +Cc: u-boot, rick, ycliang
Hi Tom,
The following changes since commit c58ee1c9946a1550b1f6fee2b25da9ecc89baf71:
Merge branch '2023-09-19-tidy-up-some-kconfig-options' into next (2023-09-19 17:44:18 -0400)
are available in the Git repository at:
https://source.denx.de/u-boot/custodians/u-boot-riscv.git next
for you to fetch changes up to 90602e779d3ae3bd02faae0eb40b4fcefec419f7:
riscv: dts: starfive: generate u-boot-spl.bin.normal.out (2023-09-20 21:05:16 +0800)
CI result shows no issue: https://source.denx.de/u-boot/custodians/u-boot-riscv/-/pipelines/17779
----------------------------------------------------------------
+ Add NVMe & USB boot devices for VisionFive2
+ Add StarFive SPL image support in mkimage tool
----------------------------------------------------------------
Heinrich Schuchardt (4):
riscv: set fdtfile on VisionFive 2
configs: NVMe/USB target boot devices on VisionFive 2
tools: mkimage: Add StarFive SPL image support
riscv: dts: starfive: generate u-boot-spl.bin.normal.out
Milan P. Stanić (1):
starfive: visionfive2: add mmc0 and nvme boot targets
arch/riscv/Kconfig | 1 +
.../dts/jh7110-starfive-visionfive-2-u-boot.dtsi | 11 ++
board/starfive/visionfive2/starfive_visionfive2.c | 43 ++++-
boot/image.c | 1 +
doc/board/starfive/visionfive2.rst | 14 +-
include/configs/starfive-visionfive2.h | 3 +
include/image.h | 1 +
tools/Makefile | 1 +
tools/sfspl.c | 174 +++++++++++++++++++++
9 files changed, 235 insertions(+), 14 deletions(-)
create mode 100644 tools/sfspl.c
Best regards,
Leo
^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [PULL] u-boot-riscv/next
2022-09-26 7:39 Leo Liang
@ 2022-09-27 12:53 ` Tom Rini
0 siblings, 0 replies; 8+ messages in thread
From: Tom Rini @ 2022-09-27 12:53 UTC (permalink / raw)
To: Leo Liang; +Cc: rick, u-boot
[-- Attachment #1: Type: text/plain, Size: 711 bytes --]
On Mon, Sep 26, 2022 at 07:39:22AM +0000, Leo Liang wrote:
> Hi Tom,
>
> The following changes since commit 435596d57f8beedf36b5dc858fe7ba9d6c03334b:
>
> Merge tag 'u-boot-imx-20220922' of https://gitlab.denx.de/u-boot/custodians/u-boot-imx (2022-09-22 10:29:29 -0400)
>
> are available in the Git repository at:
>
> https://source.denx.de/u-boot/custodians/u-boot-riscv.git next
>
> for you to fetch changes up to 3c1ec13317292933fd01d9c60aae3ff1d5bc171e:
>
> riscv: ae350: Disable AVAILABLE_HARTS (2022-09-26 14:29:44 +0800)
>
> CI result shows no issue: https://source.denx.de/u-boot/custodians/u-boot-riscv/-/pipelines/13595
>
Applied to u-boot/next, thanks!
--
Tom
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 659 bytes --]
^ permalink raw reply [flat|nested] 8+ messages in thread
* [PULL] u-boot-riscv/next
@ 2022-09-26 7:39 Leo Liang
2022-09-27 12:53 ` Tom Rini
0 siblings, 1 reply; 8+ messages in thread
From: Leo Liang @ 2022-09-26 7:39 UTC (permalink / raw)
To: trini; +Cc: ycliang, rick, u-boot
Hi Tom,
The following changes since commit 435596d57f8beedf36b5dc858fe7ba9d6c03334b:
Merge tag 'u-boot-imx-20220922' of https://gitlab.denx.de/u-boot/custodians/u-boot-imx (2022-09-22 10:29:29 -0400)
are available in the Git repository at:
https://source.denx.de/u-boot/custodians/u-boot-riscv.git next
for you to fetch changes up to 3c1ec13317292933fd01d9c60aae3ff1d5bc171e:
riscv: ae350: Disable AVAILABLE_HARTS (2022-09-26 14:29:44 +0800)
CI result shows no issue: https://source.denx.de/u-boot/custodians/u-boot-riscv/-/pipelines/13595
----------------------------------------------------------------
Nikita Shubin (1):
spl: introduce SPL_XIP to config
Rick Chen (2):
riscv: Introduce AVAILABLE_HARTS
riscv: ae350: Disable AVAILABLE_HARTS
arch/riscv/Kconfig | 14 ++++++++++++++
arch/riscv/cpu/cpu.c | 4 +++-
arch/riscv/cpu/start.S | 17 ++++++++++-------
arch/riscv/include/asm/global_data.h | 4 +++-
arch/riscv/lib/asm-offsets.c | 4 +++-
arch/riscv/lib/smp.c | 4 +++-
configs/ae350_rv32_spl_defconfig | 1 +
configs/ae350_rv32_spl_xip_defconfig | 2 +-
configs/ae350_rv64_spl_defconfig | 1 +
configs/ae350_rv64_spl_xip_defconfig | 2 +-
10 files changed, 40 insertions(+), 13 deletions(-)
Best regards,
Leo
^ permalink raw reply [flat|nested] 8+ messages in thread
end of thread, other threads:[~2023-09-21 19:56 UTC | newest]
Thread overview: 8+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-06-16 7:44 [PULL] u-boot-riscv/next Leo Liang
2021-06-16 8:07 ` Bin Meng
2021-06-16 8:28 ` Leo Liang
2021-06-16 12:06 ` Tom Rini
2022-09-26 7:39 Leo Liang
2022-09-27 12:53 ` Tom Rini
2023-09-21 1:28 Leo Liang
2023-09-21 19:56 ` Tom Rini
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).