From: Simon Glass <sjg@chromium.org>
To: "Pali Rohár" <pali@kernel.org>
Cc: Stefan Roese <sr@denx.de>,
"Maciej W . Rozycki" <macro@orcam.me.uk>,
Bin Meng <bmeng.cn@gmail.com>,
U-Boot Mailing List <u-boot@lists.denx.de>
Subject: Re: [PATCH v2] pci: Do not enable PCIe GEN3 link retrain workaround by default
Date: Mon, 29 Aug 2022 20:30:02 -0600 [thread overview]
Message-ID: <CAPnjgZ2gqfhwXZ3rg5VkYPRUtYkZc_oNppH5JkQcX=O0Vc50jg@mail.gmail.com> (raw)
In-Reply-To: <20220827123005.10239-1-pali@kernel.org>
On Sat, 27 Aug 2022 at 06:30, Pali Rohár <pali@kernel.org> wrote:
>
> PCIe GEN3 link retrain workaround, specially designed for system with PCIe
> ASMedia ASM2824 Switch and other Endpoint devices, unconditionally increase
> size of all SPL binaries with PCIe support, even those which do not require it.
>
> Moreover this workaround is enabled for all existing hardware and also all
> future PCIe hardware, which opens a hole that other PCIe vendors may
> introduce same HW issue as on systems where this workaround is required and
> nobody would notice it because U-Boot automatically apply workaround for it.
>
> So do not unconditionally enable this workaround on all hardware. Instead
> introduce a new config option which is disabled by default. This decrease
> SPL size and also ensure that workaround is not blindly or inexactly
> enabled.
>
> To make workaround code local, move it into separate file, so pci_auto.c
> contains only generic auto configuration code.
>
> Signed-off-by: Pali Rohár <pali@kernel.org>
> ---
> Changes in v2:
> * Rename config option to CONFIG_PCIE_GEN3_RETRAIN_WORKAROUND as it is
> generic workaround and does not have to be needed only for ASMedia switch
> (moreover it looks like issue is triggered by combination of ASMedia
> switch with other endpoint PCIe device)
> * Rephrase Kconfig help text as suggected by Stefan
> ---
> drivers/pci/Kconfig | 9 +
> drivers/pci/Makefile | 1 +
> drivers/pci/pci_auto.c | 171 +------------------
> drivers/pci/pcie_gen3_retrain_workaround.c | 183 +++++++++++++++++++++
> 4 files changed, 197 insertions(+), 167 deletions(-)
> create mode 100644 drivers/pci/pcie_gen3_retrain_workaround.c
Reviewed-by: Simon Glass <sjg@chromium.org>
next prev parent reply other threads:[~2022-08-30 2:31 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-06 15:09 [PATCH] pci: Do not enable PCIe ASMedia ASM2824 workaround by default Pali Rohár
2022-04-07 6:33 ` Stefan Roese
2022-04-07 23:18 ` Maciej W. Rozycki
2022-05-01 15:18 ` Pali Rohár
2022-05-05 11:46 ` Maciej W. Rozycki
2022-05-14 13:20 ` Maciej W. Rozycki
2022-08-27 12:30 ` [PATCH v2] pci: Do not enable PCIe GEN3 link retrain " Pali Rohár
2022-08-30 2:30 ` Simon Glass [this message]
2022-08-30 9:04 ` Maciej W. Rozycki
2022-08-30 9:19 ` Pali Rohár
2022-08-30 11:15 ` Stefan Roese
2022-08-30 11:56 ` Pali Rohár
2022-09-17 13:03 ` Maciej W. Rozycki
2022-09-17 13:02 ` Maciej W. Rozycki
2022-09-17 13:02 ` Maciej W. Rozycki
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAPnjgZ2gqfhwXZ3rg5VkYPRUtYkZc_oNppH5JkQcX=O0Vc50jg@mail.gmail.com' \
--to=sjg@chromium.org \
--cc=bmeng.cn@gmail.com \
--cc=macro@orcam.me.uk \
--cc=pali@kernel.org \
--cc=sr@denx.de \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).