From: Pu Wen <puwen@hygon.cn>
To: xen-devel@lists.xenproject.org
Cc: Pu Wen <puwen@hygon.cn>, Ian Jackson <ian.jackson@eu.citrix.com>,
Wei Liu <wei.liu2@citrix.com>, Jan Beulich <jbeulich@suse.com>,
Andrew Cooper <andrew.cooper3@citrix.com>
Subject: [PATCH v5 15/15] tools/libxc: Add Hygon Dhyana support
Date: Thu, 4 Apr 2019 21:48:13 +0800 [thread overview]
Message-ID: <335fa51bfcc7da5f619177063c321c68b9de0f67.1554382869.git.puwen@hygon.cn> (raw)
In-Reply-To: <cover.1554382869.git.puwen@hygon.cn>
Add Hygon Dhyana support to caculate the cpuid policies for creating PV
or HVM guest by using the code path of AMD.
Signed-off-by: Pu Wen <puwen@hygon.cn>
---
tools/libxc/xc_cpuid_x86.c | 11 +++++++----
1 file changed, 7 insertions(+), 4 deletions(-)
diff --git a/tools/libxc/xc_cpuid_x86.c b/tools/libxc/xc_cpuid_x86.c
index 71e1ee7..e5afa55 100644
--- a/tools/libxc/xc_cpuid_x86.c
+++ b/tools/libxc/xc_cpuid_x86.c
@@ -556,7 +556,8 @@ static void xc_cpuid_hvm_policy(const struct cpuid_domain_info *info,
break;
}
- if ( info->vendor == X86_VENDOR_AMD )
+ if ( info->vendor == X86_VENDOR_AMD ||
+ info->vendor == X86_VENDOR_HYGON )
amd_xc_cpuid_policy(info, input, regs);
else
intel_xc_cpuid_policy(info, input, regs);
@@ -618,7 +619,8 @@ static void xc_cpuid_pv_policy(const struct cpuid_domain_info *info,
case 0x80000000:
{
- unsigned int max = info->vendor == X86_VENDOR_AMD
+ unsigned int max = (info->vendor == X86_VENDOR_AMD ||
+ info->vendor == X86_VENDOR_HYGON)
? DEF_MAX_AMDEXT : DEF_MAX_INTELEXT;
if ( regs[0] > max )
@@ -724,7 +726,8 @@ static void sanitise_featureset(struct cpuid_domain_info *info)
if ( !info->pv64 )
{
clear_bit(X86_FEATURE_LM, info->featureset);
- if ( info->vendor != X86_VENDOR_AMD )
+ if ( info->vendor != X86_VENDOR_AMD &&
+ info->vendor != X86_VENDOR_HYGON )
clear_bit(X86_FEATURE_SYSCALL, info->featureset);
}
@@ -775,7 +778,7 @@ int xc_cpuid_apply_policy(xc_interface *xch, uint32_t domid,
input[0] = 0x80000000;
cpuid(input, regs);
- if ( info.vendor == X86_VENDOR_AMD )
+ if ( info.vendor == X86_VENDOR_AMD || info.vendor == X86_VENDOR_HYGON )
ext_max = (regs[0] <= DEF_MAX_AMDEXT) ? regs[0] : DEF_MAX_AMDEXT;
else
ext_max = (regs[0] <= DEF_MAX_INTELEXT) ? regs[0] : DEF_MAX_INTELEXT;
--
2.7.4
_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xenproject.org
https://lists.xenproject.org/mailman/listinfo/xen-devel
next prev parent reply other threads:[~2019-04-04 13:56 UTC|newest]
Thread overview: 37+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-04-04 13:44 [PATCH v5 00/15] Add support for Hygon Dhyana Family 18h processor Pu Wen
2019-04-04 13:45 ` [PATCH v5 01/15] x86/cpu: Create Hygon Dhyana architecture support file Pu Wen
2019-04-04 14:02 ` Andrew Cooper
2019-04-04 16:39 ` Pu Wen
2019-04-05 7:49 ` Jan Beulich
2019-04-05 7:49 ` [Xen-devel] " Jan Beulich
2019-04-12 16:14 ` Pu Wen
2019-04-12 16:14 ` [Xen-devel] " Pu Wen
2019-04-17 15:03 ` Wei Liu
2019-04-17 15:03 ` [Xen-devel] " Wei Liu
2019-04-18 2:15 ` Pu Wen
2019-04-18 2:15 ` [Xen-devel] " Pu Wen
2019-04-18 9:14 ` Wei Liu
2019-04-18 9:14 ` [Xen-devel] " Wei Liu
2019-04-04 13:45 ` [PATCH v5 02/15] x86/cpu: Fix common cpuid faulting probing for AMD and Hygon Pu Wen
2019-04-04 13:45 ` [PATCH v5 03/15] x86/cpu/mtrr: Add Hygon Dhyana support to get TOP_MEM2 Pu Wen
2019-04-04 13:46 ` [PATCH v5 04/15] x86/cpu/vpmu: Add Hygon Dhyana and AMD Zen support for vPMU Pu Wen
2019-04-04 13:46 ` [PATCH v5 05/15] x86/cpu/mce: Add Hygon Dhyana support to the MCA infrastructure Pu Wen
2019-04-04 13:46 ` [PATCH v5 06/15] x86/spec_ctrl: Add Hygon Dhyana to the respective mitigation machinery Pu Wen
2019-04-04 13:46 ` [PATCH v5 07/15] x86/apic: Add Hygon Dhyana support Pu Wen
2019-04-04 13:46 ` [PATCH v5 08/15] x86/acpi: " Pu Wen
2019-04-04 13:47 ` [PATCH v5 09/15] x86/iommu: " Pu Wen
2019-04-04 13:47 ` [PATCH v5 10/15] x86/pv: Add Hygon Dhyana support to emulate MSRs access Pu Wen
2019-04-04 13:47 ` [PATCH v5 11/15] x86/domain: Add Hygon Dhyana support Pu Wen
2019-04-04 13:47 ` [PATCH v5 12/15] x86/domctl: " Pu Wen
2019-04-04 13:47 ` [PATCH v5 13/15] x86/traps: " Pu Wen
2019-04-04 13:48 ` [PATCH v5 14/15] x86/cpuid: " Pu Wen
2019-04-04 13:48 ` Pu Wen [this message]
2019-04-04 16:26 ` [PATCH v5 15/15] tools/libxc: " Wei Liu
2019-04-04 16:40 ` Pu Wen
2019-04-04 13:53 ` [PATCH v5 00/15] Add support for Hygon Dhyana Family 18h processor Julien Grall
2019-04-04 16:47 ` Pu Wen
2019-04-04 17:00 ` Julien Grall
2019-06-06 16:31 ` [Xen-devel] " Andrew Cooper
[not found] ` <201906070115.x571Fd9j014046@spam1.hygon.cn>
2019-06-07 15:54 ` Pu Wen
2019-06-12 15:10 ` Pu Wen
2019-06-12 15:58 ` Andrew Cooper
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=335fa51bfcc7da5f619177063c321c68b9de0f67.1554382869.git.puwen@hygon.cn \
--to=puwen@hygon.cn \
--cc=andrew.cooper3@citrix.com \
--cc=ian.jackson@eu.citrix.com \
--cc=jbeulich@suse.com \
--cc=wei.liu2@citrix.com \
--cc=xen-devel@lists.xenproject.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).