From: Marc Zyngier <maz@kernel.org> To: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Mark Rutland <mark.rutland@arm.com>, Will Deacon <will@kernel.org>, Hector Martin <marcan@marcan.st>, Sven Peter <sven@svenpeter.dev>, Alyssa Rosenzweig <alyssa@rosenzweig.io>, Rob Herring <robh+dt@kernel.org>, Thomas Gleixner <tglx@linutronix.de>, Dougall <dougallj@gmail.com>, kernel-team@android.com Subject: [PATCH v2 3/8] irqchip/apple-aic: Add cpumasks for E and P cores Date: Wed, 1 Dec 2021 13:49:04 +0000 [thread overview] Message-ID: <20211201134909.390490-4-maz@kernel.org> (raw) In-Reply-To: <20211201134909.390490-1-maz@kernel.org> In order to be able to tell the core IRQ code about the affinity of the PMU interrupt in later patches, compute the cpumasks of the P and E cores at boot time. This relies on the affinity scheme used by the vendor, which seems to work for the couple of SoCs that are out in the wild. Signed-off-by: Marc Zyngier <maz@kernel.org> --- drivers/irqchip/irq-apple-aic.c | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/drivers/irqchip/irq-apple-aic.c b/drivers/irqchip/irq-apple-aic.c index 3759dc36cc8f..30ca80ccda8b 100644 --- a/drivers/irqchip/irq-apple-aic.c +++ b/drivers/irqchip/irq-apple-aic.c @@ -177,6 +177,8 @@ struct aic_irq_chip { void __iomem *base; struct irq_domain *hw_domain; struct irq_domain *ipi_domain; + struct cpumask ecore_mask; + struct cpumask pcore_mask; int nr_hw; int ipi_hwirq; }; @@ -200,6 +202,11 @@ static void aic_ic_write(struct aic_irq_chip *ic, u32 reg, u32 val) writel_relaxed(val, ic->base + reg); } +static bool __is_pcore(u64 mpidr) +{ + return MPIDR_AFFINITY_LEVEL(mpidr, 2) == 1; +} + /* * IRQ irqchip */ @@ -833,6 +840,13 @@ static int __init aic_of_ic_init(struct device_node *node, struct device_node *p return -ENODEV; } + for_each_possible_cpu(i) { + if (__is_pcore(cpu_logical_map(i))) + cpumask_set_cpu(i, &irqc->pcore_mask); + else + cpumask_set_cpu(i, &irqc->ecore_mask); + } + set_handle_irq(aic_handle_irq); set_handle_fiq(aic_handle_fiq); -- 2.30.2
WARNING: multiple messages have this Message-ID (diff)
From: Marc Zyngier <maz@kernel.org> To: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Mark Rutland <mark.rutland@arm.com>, Will Deacon <will@kernel.org>, Hector Martin <marcan@marcan.st>, Sven Peter <sven@svenpeter.dev>, Alyssa Rosenzweig <alyssa@rosenzweig.io>, Rob Herring <robh+dt@kernel.org>, Thomas Gleixner <tglx@linutronix.de>, Dougall <dougallj@gmail.com>, kernel-team@android.com Subject: [PATCH v2 3/8] irqchip/apple-aic: Add cpumasks for E and P cores Date: Wed, 1 Dec 2021 13:49:04 +0000 [thread overview] Message-ID: <20211201134909.390490-4-maz@kernel.org> (raw) In-Reply-To: <20211201134909.390490-1-maz@kernel.org> In order to be able to tell the core IRQ code about the affinity of the PMU interrupt in later patches, compute the cpumasks of the P and E cores at boot time. This relies on the affinity scheme used by the vendor, which seems to work for the couple of SoCs that are out in the wild. Signed-off-by: Marc Zyngier <maz@kernel.org> --- drivers/irqchip/irq-apple-aic.c | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/drivers/irqchip/irq-apple-aic.c b/drivers/irqchip/irq-apple-aic.c index 3759dc36cc8f..30ca80ccda8b 100644 --- a/drivers/irqchip/irq-apple-aic.c +++ b/drivers/irqchip/irq-apple-aic.c @@ -177,6 +177,8 @@ struct aic_irq_chip { void __iomem *base; struct irq_domain *hw_domain; struct irq_domain *ipi_domain; + struct cpumask ecore_mask; + struct cpumask pcore_mask; int nr_hw; int ipi_hwirq; }; @@ -200,6 +202,11 @@ static void aic_ic_write(struct aic_irq_chip *ic, u32 reg, u32 val) writel_relaxed(val, ic->base + reg); } +static bool __is_pcore(u64 mpidr) +{ + return MPIDR_AFFINITY_LEVEL(mpidr, 2) == 1; +} + /* * IRQ irqchip */ @@ -833,6 +840,13 @@ static int __init aic_of_ic_init(struct device_node *node, struct device_node *p return -ENODEV; } + for_each_possible_cpu(i) { + if (__is_pcore(cpu_logical_map(i))) + cpumask_set_cpu(i, &irqc->pcore_mask); + else + cpumask_set_cpu(i, &irqc->ecore_mask); + } + set_handle_irq(aic_handle_irq); set_handle_fiq(aic_handle_fiq); -- 2.30.2 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2021-12-01 13:50 UTC|newest] Thread overview: 54+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-12-01 13:49 [PATCH v2 0/8] drivers/perf: CPU PMU driver for Apple M1 Marc Zyngier 2021-12-01 13:49 ` Marc Zyngier 2021-12-01 13:49 ` [PATCH v2 1/8] dt-bindings: arm-pmu: Document Apple PMU compatible strings Marc Zyngier 2021-12-01 13:49 ` Marc Zyngier 2021-12-12 7:27 ` Hector Martin 2021-12-12 7:27 ` Hector Martin 2021-12-01 13:49 ` [PATCH v2 2/8] dt-bindings: apple,aic: Add CPU PMU per-cpu pseudo-interrupts Marc Zyngier 2021-12-01 13:49 ` [PATCH v2 2/8] dt-bindings: apple, aic: " Marc Zyngier 2021-12-12 7:26 ` [PATCH v2 2/8] dt-bindings: apple,aic: " Hector Martin 2021-12-12 7:26 ` Hector Martin 2021-12-01 13:49 ` Marc Zyngier [this message] 2021-12-01 13:49 ` [PATCH v2 3/8] irqchip/apple-aic: Add cpumasks for E and P cores Marc Zyngier 2021-12-01 16:08 ` Mark Rutland 2021-12-01 16:08 ` Mark Rutland 2021-12-03 16:32 ` Marc Zyngier 2021-12-03 16:32 ` Marc Zyngier 2021-12-12 7:22 ` Hector Martin 2021-12-12 7:22 ` Hector Martin 2021-12-12 7:30 ` Hector Martin 2021-12-12 7:30 ` Hector Martin 2021-12-13 14:43 ` Marc Zyngier 2021-12-13 14:43 ` Marc Zyngier 2021-12-01 13:49 ` [PATCH v2 4/8] irqchip/apple-aic: Wire PMU interrupts Marc Zyngier 2021-12-01 13:49 ` Marc Zyngier 2021-12-12 7:25 ` Hector Martin 2021-12-12 7:25 ` Hector Martin 2021-12-01 13:49 ` [PATCH v2 5/8] irqchip/apple-aic: Move PMU-specific registers to their own include file Marc Zyngier 2021-12-01 13:49 ` Marc Zyngier 2021-12-12 7:23 ` Hector Martin 2021-12-12 7:23 ` Hector Martin 2021-12-01 13:49 ` [PATCH v2 6/8] arm64: apple: t8301: Add PMU nodes Marc Zyngier 2021-12-01 13:49 ` Marc Zyngier 2021-12-12 7:26 ` Hector Martin 2021-12-12 7:26 ` Hector Martin 2021-12-01 13:49 ` [PATCH v2 7/8] drivers/perf: arm_pmu: Handle 47 bit counters Marc Zyngier 2021-12-01 13:49 ` Marc Zyngier 2021-12-12 7:26 ` Hector Martin 2021-12-12 7:26 ` Hector Martin 2021-12-01 13:49 ` [PATCH v2 8/8] drivers/perf: Add Apple icestorm/firestorm CPU PMU driver Marc Zyngier 2021-12-01 13:49 ` Marc Zyngier 2021-12-01 16:58 ` Mark Rutland 2021-12-01 16:58 ` Mark Rutland 2021-12-01 17:56 ` Alyssa Rosenzweig 2021-12-01 17:56 ` Alyssa Rosenzweig 2021-12-02 15:39 ` Marc Zyngier 2021-12-02 15:39 ` Marc Zyngier 2021-12-02 16:14 ` Mark Rutland 2021-12-02 16:14 ` Mark Rutland 2021-12-03 11:22 ` Marc Zyngier 2021-12-03 11:22 ` Marc Zyngier 2021-12-03 12:04 ` Mark Rutland 2021-12-03 12:04 ` Mark Rutland 2021-12-03 16:22 ` Marc Zyngier 2021-12-03 16:22 ` Marc Zyngier
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20211201134909.390490-4-maz@kernel.org \ --to=maz@kernel.org \ --cc=alyssa@rosenzweig.io \ --cc=devicetree@vger.kernel.org \ --cc=dougallj@gmail.com \ --cc=kernel-team@android.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=marcan@marcan.st \ --cc=mark.rutland@arm.com \ --cc=robh+dt@kernel.org \ --cc=sven@svenpeter.dev \ --cc=tglx@linutronix.de \ --cc=will@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.