All of lore.kernel.org
 help / color / mirror / Atom feed
From: Sean Paul <sean@poorly.run>
To: Anshuman Gupta <anshuman.gupta@intel.com>
Cc: "intel-gfx@lists.freedesktop.org"
	<intel-gfx@lists.freedesktop.org>,
	Sean Paul <seanpaul@chromium.org>,
	"dri-devel@lists.freedesktop.org"
	<dri-devel@lists.freedesktop.org>,
	"daniel.vetter@ffwll.ch" <daniel.vetter@ffwll.ch>
Subject: Re: [Intel-gfx] [PATCH v7 17/17] drm/i915: Add HDCP 1.4 support for MST connectors
Date: Wed, 12 Aug 2020 13:21:51 -0400	[thread overview]
Message-ID: <CAMavQKKw23K4BgcGPeUj10rHQzHyuxCFK_5XhuEcktqOHSj1KQ@mail.gmail.com> (raw)
In-Reply-To: <20200812070322.GG30770@intel.com>

On Wed, Aug 12, 2020 at 3:15 AM Anshuman Gupta <anshuman.gupta@intel.com> wrote:
>
> On 2020-08-11 at 13:28:46 -0400, Sean Paul wrote:
> > On Thu, Jul 9, 2020 at 8:40 AM Anshuman Gupta <anshuman.gupta@intel.com> wrote:
> > >
> >
> > \snip
> >
> > > > > +static int
> > > > > +intel_dp_mst_hdcp_toggle_signalling(struct intel_digital_port *intel_dig_port,
> > > > > +                               enum transcoder cpu_transcoder,
> > > > > +                               bool enable)
> > > > > +{
> > > > > +   struct drm_i915_private *i915 = to_i915(intel_dig_port->base.base.dev);
> > > > > +   int ret;
> > > > > +
> > > > > +   if (!enable)
> > > > > +           usleep_range(6, 60); /* Bspec says >= 6us */
> > > > > +
> > > > > +   ret = intel_ddi_toggle_hdcp_signalling(&intel_dig_port->base,
> > > > > +                                          cpu_transcoder, enable);
> > > > Sean,
> > > >
> > > > This function toggles the TRANS_DDI_HDCP_SIGNALLING (9th)bit of TRANS_DDI_FUNC_CTL(tran)
> > > > But in the hw specification this bit is mentioned to be ignored for non
> > > > HDMI/DVI modes of the TRANS DDI.
> > > >
> > > > Any reason why we need this? Did you try with out this function?
> > > >
> >
> > Under "Authentication Part 1 for Multi-stream DisplayPort", bspec says:
> > 2. Select HDCP for the desired stream using the Pipe DDI Function
> > Control register.
> This is the 5th bit (Multistream HDCP Select) of Pipe DDI Function Control register i.e
> TRANS_DDI_FUNC_CTL register. This bit ensures HDCP encryption to this transcoder stream when used in
> multistream DisplayPort mode.
> Unfortunately public specs of Gen11 has discrepency and doesn't describe this bit.
> https://01.org/sites/default/files/documentation/intel-gfx-prm-osrc-icllp-vol02c-commandreference-registers-part2_0.pdf
> Page No.1026 TRANS_DDI_FUNC_CTL
> >
> > > > Apart from that Patch looks good to me.
> > > IMHO it seems we are still missing to enable the Multistream HDCP Select
> > > bit (5) in TRANS_DDI_FUNC_CTL register which is required to enable the
> > > stream encryption.
> > >
> >
> > Could you send me some docs on this? I don't see have info on this bit.
> This bit is not described in above mentioned public spec, but neither bit TRANS_DDI_HDCP_SIGNALLING bit (9th)
> which used in this patch, what is the source of public B.spec you are following?

I think it's been removed from public now, but there was a public doc
on Intel's site when I originally wrote these which described the
TRANS_DDI_FUNC_CTL register.

So do I just need to set bit 5 at the same time as the HDCP SIGNALLING bit?

Sean

> Thanks,
> Anshuman Gupta.
> >
> > Sean
> >
> > > Thanks,
> > > Anshuman Gupta.
> > > >
> > > > -Ram
> > > >
> > > > > +   if (ret)
> > > > > +           drm_dbg_kms(&i915->drm, "%s HDCP signalling failed (%d)\n",
> > > > > +                         enable ? "Enable" : "Disable", ret);
> > > > > +   return ret;
> > > > > +}
> > > > > +
> > > > > +static
> > > > > +bool intel_dp_mst_hdcp_check_link(struct intel_digital_port *intel_dig_port,
> > > > > +                             struct intel_connector *connector)
> > > > > +{
> > > > > +   struct drm_i915_private *i915 = to_i915(intel_dig_port->base.base.dev);
> > > > > +   struct intel_dp *intel_dp = &intel_dig_port->dp;
> > > > > +   struct drm_dp_query_stream_enc_status_ack_reply reply;
> > > > > +   int ret;
> > > > > +
> > > > > +   if (!intel_dp_hdcp_check_link(intel_dig_port, connector))
> > > > > +           return false;
> > > > > +
> > > > > +   ret = drm_dp_send_query_stream_enc_status(&intel_dp->mst_mgr,
> > > > > +                                             connector->port, &reply);
> > > > > +   if (ret) {
> > > > > +           drm_dbg_kms(&i915->drm,
> > > > > +                       "[CONNECTOR:%d:%s] failed QSES ret=%d\n",
> > > > > +                       connector->base.base.id, connector->base.name, ret);
> > > > > +           return false;
> > > > > +   }
> > > > > +
> > > > > +   return reply.auth_completed && reply.encryption_enabled;
> > > > > +}
> > > > > +
> > > > > +static const struct intel_hdcp_shim intel_dp_mst_hdcp_shim = {
> > > > > +   .write_an_aksv = intel_dp_hdcp_write_an_aksv,
> > > > > +   .read_bksv = intel_dp_hdcp_read_bksv,
> > > > > +   .read_bstatus = intel_dp_hdcp_read_bstatus,
> > > > > +   .repeater_present = intel_dp_hdcp_repeater_present,
> > > > > +   .read_ri_prime = intel_dp_hdcp_read_ri_prime,
> > > > > +   .read_ksv_ready = intel_dp_hdcp_read_ksv_ready,
> > > > > +   .read_ksv_fifo = intel_dp_hdcp_read_ksv_fifo,
> > > > > +   .read_v_prime_part = intel_dp_hdcp_read_v_prime_part,
> > > > > +   .toggle_signalling = intel_dp_mst_hdcp_toggle_signalling,
> > > > > +   .check_link = intel_dp_mst_hdcp_check_link,
> > > > > +   .hdcp_capable = intel_dp_hdcp_capable,
> > > > > +
> > > > > +   .protocol = HDCP_PROTOCOL_DP,
> > > > > +};
> > > > > +
> > > > >  int intel_dp_init_hdcp(struct intel_digital_port *intel_dig_port,
> > > > >                    struct intel_connector *intel_connector)
> > > > >  {
> > > > > @@ -630,7 +691,10 @@ int intel_dp_init_hdcp(struct intel_digital_port *intel_dig_port,
> > > > >     if (!is_hdcp_supported(dev_priv, port))
> > > > >             return 0;
> > > > >
> > > > > -   if (!intel_dp_is_edp(intel_dp))
> > > > > +   if (intel_connector->mst_port)
> > > > > +           return intel_hdcp_init(intel_connector, port,
> > > > > +                                  &intel_dp_mst_hdcp_shim);
> > > > > +   else if (!intel_dp_is_edp(intel_dp))
> > > > >             return intel_hdcp_init(intel_connector, port,
> > > > >                                    &intel_dp_hdcp_shim);
> > > > >
> > > > > diff --git a/drivers/gpu/drm/i915/display/intel_dp_mst.c b/drivers/gpu/drm/i915/display/intel_dp_mst.c
> > > > > index 0675825dcc20..abaaeeb963d2 100644
> > > > > --- a/drivers/gpu/drm/i915/display/intel_dp_mst.c
> > > > > +++ b/drivers/gpu/drm/i915/display/intel_dp_mst.c
> > > > > @@ -37,6 +37,7 @@
> > > > >  #include "intel_dp.h"
> > > > >  #include "intel_dp_mst.h"
> > > > >  #include "intel_dpio_phy.h"
> > > > > +#include "intel_hdcp.h"
> > > > >
> > > > >  static int intel_dp_mst_compute_link_config(struct intel_encoder *encoder,
> > > > >                                         struct intel_crtc_state *crtc_state,
> > > > > @@ -352,6 +353,8 @@ static void intel_mst_disable_dp(struct intel_atomic_state *state,
> > > > >     drm_dbg_kms(&i915->drm, "active links %d\n",
> > > > >                 intel_dp->active_mst_links);
> > > > >
> > > > > +   intel_hdcp_disable(intel_mst->connector);
> > > > > +
> > > > >     drm_dp_mst_reset_vcpi_slots(&intel_dp->mst_mgr, connector->port);
> > > > >
> > > > >     ret = drm_dp_update_payload_part1(&intel_dp->mst_mgr);
> > > > > @@ -548,6 +551,13 @@ static void intel_mst_enable_dp(struct intel_atomic_state *state,
> > > > >
> > > > >     if (pipe_config->has_audio)
> > > > >             intel_audio_codec_enable(encoder, pipe_config, conn_state);
> > > > > +
> > > > > +   /* Enable hdcp if it's desired */
> > > > > +   if (conn_state->content_protection ==
> > > > > +       DRM_MODE_CONTENT_PROTECTION_DESIRED)
> > > > > +           intel_hdcp_enable(to_intel_connector(conn_state->connector),
> > > > > +                             pipe_config->cpu_transcoder,
> > > > > +                             (u8)conn_state->hdcp_content_type);
> > > > >  }
> > > > >
> > > > >  static bool intel_dp_mst_enc_get_hw_state(struct intel_encoder *encoder,
> > > > > @@ -770,6 +780,14 @@ static struct drm_connector *intel_dp_add_mst_connector(struct drm_dp_mst_topolo
> > > > >     intel_attach_force_audio_property(connector);
> > > > >     intel_attach_broadcast_rgb_property(connector);
> > > > >
> > > > > +
> > > > > +   /* TODO: Figure out how to make HDCP work on GEN12+ */
> > > > > +   if (INTEL_GEN(dev_priv) < 12) {
> > > > > +           ret = intel_dp_init_hdcp(intel_dig_port, intel_connector);
> > > > > +           if (ret)
> > > > > +                   DRM_DEBUG_KMS("HDCP init failed, skipping.\n");
> > > > > +   }
> > > > > +
> > > > >     /*
> > > > >      * Reuse the prop from the SST connector because we're
> > > > >      * not allowed to create new props after device registration.
> > > > > diff --git a/drivers/gpu/drm/i915/display/intel_hdcp.c b/drivers/gpu/drm/i915/display/intel_hdcp.c
> > > > > index 6bd0e4616ee1..ddc9db8de2bc 100644
> > > > > --- a/drivers/gpu/drm/i915/display/intel_hdcp.c
> > > > > +++ b/drivers/gpu/drm/i915/display/intel_hdcp.c
> > > > > @@ -2060,7 +2060,7 @@ int intel_hdcp_init(struct intel_connector *connector,
> > > > >     if (!shim)
> > > > >             return -EINVAL;
> > > > >
> > > > > -   if (is_hdcp2_supported(dev_priv))
> > > > > +   if (is_hdcp2_supported(dev_priv) && !connector->mst_port)
> > > > >             intel_hdcp2_init(connector, port, shim);
> > > > >
> > > > >     ret =
> > > > > --
> > > > > Sean Paul, Software Engineer, Google / Chromium OS
> > > > >
> > > > _______________________________________________
> > > > Intel-gfx mailing list
> > > > Intel-gfx@lists.freedesktop.org
> > > > https://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel

WARNING: multiple messages have this Message-ID (diff)
From: Sean Paul <sean@poorly.run>
To: Anshuman Gupta <anshuman.gupta@intel.com>
Cc: "intel-gfx@lists.freedesktop.org"
	<intel-gfx@lists.freedesktop.org>,
	Sean Paul <seanpaul@chromium.org>,
	"dri-devel@lists.freedesktop.org"
	<dri-devel@lists.freedesktop.org>,
	"daniel.vetter@ffwll.ch" <daniel.vetter@ffwll.ch>
Subject: Re: [Intel-gfx] [PATCH v7 17/17] drm/i915: Add HDCP 1.4 support for MST connectors
Date: Wed, 12 Aug 2020 13:21:51 -0400	[thread overview]
Message-ID: <CAMavQKKw23K4BgcGPeUj10rHQzHyuxCFK_5XhuEcktqOHSj1KQ@mail.gmail.com> (raw)
In-Reply-To: <20200812070322.GG30770@intel.com>

On Wed, Aug 12, 2020 at 3:15 AM Anshuman Gupta <anshuman.gupta@intel.com> wrote:
>
> On 2020-08-11 at 13:28:46 -0400, Sean Paul wrote:
> > On Thu, Jul 9, 2020 at 8:40 AM Anshuman Gupta <anshuman.gupta@intel.com> wrote:
> > >
> >
> > \snip
> >
> > > > > +static int
> > > > > +intel_dp_mst_hdcp_toggle_signalling(struct intel_digital_port *intel_dig_port,
> > > > > +                               enum transcoder cpu_transcoder,
> > > > > +                               bool enable)
> > > > > +{
> > > > > +   struct drm_i915_private *i915 = to_i915(intel_dig_port->base.base.dev);
> > > > > +   int ret;
> > > > > +
> > > > > +   if (!enable)
> > > > > +           usleep_range(6, 60); /* Bspec says >= 6us */
> > > > > +
> > > > > +   ret = intel_ddi_toggle_hdcp_signalling(&intel_dig_port->base,
> > > > > +                                          cpu_transcoder, enable);
> > > > Sean,
> > > >
> > > > This function toggles the TRANS_DDI_HDCP_SIGNALLING (9th)bit of TRANS_DDI_FUNC_CTL(tran)
> > > > But in the hw specification this bit is mentioned to be ignored for non
> > > > HDMI/DVI modes of the TRANS DDI.
> > > >
> > > > Any reason why we need this? Did you try with out this function?
> > > >
> >
> > Under "Authentication Part 1 for Multi-stream DisplayPort", bspec says:
> > 2. Select HDCP for the desired stream using the Pipe DDI Function
> > Control register.
> This is the 5th bit (Multistream HDCP Select) of Pipe DDI Function Control register i.e
> TRANS_DDI_FUNC_CTL register. This bit ensures HDCP encryption to this transcoder stream when used in
> multistream DisplayPort mode.
> Unfortunately public specs of Gen11 has discrepency and doesn't describe this bit.
> https://01.org/sites/default/files/documentation/intel-gfx-prm-osrc-icllp-vol02c-commandreference-registers-part2_0.pdf
> Page No.1026 TRANS_DDI_FUNC_CTL
> >
> > > > Apart from that Patch looks good to me.
> > > IMHO it seems we are still missing to enable the Multistream HDCP Select
> > > bit (5) in TRANS_DDI_FUNC_CTL register which is required to enable the
> > > stream encryption.
> > >
> >
> > Could you send me some docs on this? I don't see have info on this bit.
> This bit is not described in above mentioned public spec, but neither bit TRANS_DDI_HDCP_SIGNALLING bit (9th)
> which used in this patch, what is the source of public B.spec you are following?

I think it's been removed from public now, but there was a public doc
on Intel's site when I originally wrote these which described the
TRANS_DDI_FUNC_CTL register.

So do I just need to set bit 5 at the same time as the HDCP SIGNALLING bit?

Sean

> Thanks,
> Anshuman Gupta.
> >
> > Sean
> >
> > > Thanks,
> > > Anshuman Gupta.
> > > >
> > > > -Ram
> > > >
> > > > > +   if (ret)
> > > > > +           drm_dbg_kms(&i915->drm, "%s HDCP signalling failed (%d)\n",
> > > > > +                         enable ? "Enable" : "Disable", ret);
> > > > > +   return ret;
> > > > > +}
> > > > > +
> > > > > +static
> > > > > +bool intel_dp_mst_hdcp_check_link(struct intel_digital_port *intel_dig_port,
> > > > > +                             struct intel_connector *connector)
> > > > > +{
> > > > > +   struct drm_i915_private *i915 = to_i915(intel_dig_port->base.base.dev);
> > > > > +   struct intel_dp *intel_dp = &intel_dig_port->dp;
> > > > > +   struct drm_dp_query_stream_enc_status_ack_reply reply;
> > > > > +   int ret;
> > > > > +
> > > > > +   if (!intel_dp_hdcp_check_link(intel_dig_port, connector))
> > > > > +           return false;
> > > > > +
> > > > > +   ret = drm_dp_send_query_stream_enc_status(&intel_dp->mst_mgr,
> > > > > +                                             connector->port, &reply);
> > > > > +   if (ret) {
> > > > > +           drm_dbg_kms(&i915->drm,
> > > > > +                       "[CONNECTOR:%d:%s] failed QSES ret=%d\n",
> > > > > +                       connector->base.base.id, connector->base.name, ret);
> > > > > +           return false;
> > > > > +   }
> > > > > +
> > > > > +   return reply.auth_completed && reply.encryption_enabled;
> > > > > +}
> > > > > +
> > > > > +static const struct intel_hdcp_shim intel_dp_mst_hdcp_shim = {
> > > > > +   .write_an_aksv = intel_dp_hdcp_write_an_aksv,
> > > > > +   .read_bksv = intel_dp_hdcp_read_bksv,
> > > > > +   .read_bstatus = intel_dp_hdcp_read_bstatus,
> > > > > +   .repeater_present = intel_dp_hdcp_repeater_present,
> > > > > +   .read_ri_prime = intel_dp_hdcp_read_ri_prime,
> > > > > +   .read_ksv_ready = intel_dp_hdcp_read_ksv_ready,
> > > > > +   .read_ksv_fifo = intel_dp_hdcp_read_ksv_fifo,
> > > > > +   .read_v_prime_part = intel_dp_hdcp_read_v_prime_part,
> > > > > +   .toggle_signalling = intel_dp_mst_hdcp_toggle_signalling,
> > > > > +   .check_link = intel_dp_mst_hdcp_check_link,
> > > > > +   .hdcp_capable = intel_dp_hdcp_capable,
> > > > > +
> > > > > +   .protocol = HDCP_PROTOCOL_DP,
> > > > > +};
> > > > > +
> > > > >  int intel_dp_init_hdcp(struct intel_digital_port *intel_dig_port,
> > > > >                    struct intel_connector *intel_connector)
> > > > >  {
> > > > > @@ -630,7 +691,10 @@ int intel_dp_init_hdcp(struct intel_digital_port *intel_dig_port,
> > > > >     if (!is_hdcp_supported(dev_priv, port))
> > > > >             return 0;
> > > > >
> > > > > -   if (!intel_dp_is_edp(intel_dp))
> > > > > +   if (intel_connector->mst_port)
> > > > > +           return intel_hdcp_init(intel_connector, port,
> > > > > +                                  &intel_dp_mst_hdcp_shim);
> > > > > +   else if (!intel_dp_is_edp(intel_dp))
> > > > >             return intel_hdcp_init(intel_connector, port,
> > > > >                                    &intel_dp_hdcp_shim);
> > > > >
> > > > > diff --git a/drivers/gpu/drm/i915/display/intel_dp_mst.c b/drivers/gpu/drm/i915/display/intel_dp_mst.c
> > > > > index 0675825dcc20..abaaeeb963d2 100644
> > > > > --- a/drivers/gpu/drm/i915/display/intel_dp_mst.c
> > > > > +++ b/drivers/gpu/drm/i915/display/intel_dp_mst.c
> > > > > @@ -37,6 +37,7 @@
> > > > >  #include "intel_dp.h"
> > > > >  #include "intel_dp_mst.h"
> > > > >  #include "intel_dpio_phy.h"
> > > > > +#include "intel_hdcp.h"
> > > > >
> > > > >  static int intel_dp_mst_compute_link_config(struct intel_encoder *encoder,
> > > > >                                         struct intel_crtc_state *crtc_state,
> > > > > @@ -352,6 +353,8 @@ static void intel_mst_disable_dp(struct intel_atomic_state *state,
> > > > >     drm_dbg_kms(&i915->drm, "active links %d\n",
> > > > >                 intel_dp->active_mst_links);
> > > > >
> > > > > +   intel_hdcp_disable(intel_mst->connector);
> > > > > +
> > > > >     drm_dp_mst_reset_vcpi_slots(&intel_dp->mst_mgr, connector->port);
> > > > >
> > > > >     ret = drm_dp_update_payload_part1(&intel_dp->mst_mgr);
> > > > > @@ -548,6 +551,13 @@ static void intel_mst_enable_dp(struct intel_atomic_state *state,
> > > > >
> > > > >     if (pipe_config->has_audio)
> > > > >             intel_audio_codec_enable(encoder, pipe_config, conn_state);
> > > > > +
> > > > > +   /* Enable hdcp if it's desired */
> > > > > +   if (conn_state->content_protection ==
> > > > > +       DRM_MODE_CONTENT_PROTECTION_DESIRED)
> > > > > +           intel_hdcp_enable(to_intel_connector(conn_state->connector),
> > > > > +                             pipe_config->cpu_transcoder,
> > > > > +                             (u8)conn_state->hdcp_content_type);
> > > > >  }
> > > > >
> > > > >  static bool intel_dp_mst_enc_get_hw_state(struct intel_encoder *encoder,
> > > > > @@ -770,6 +780,14 @@ static struct drm_connector *intel_dp_add_mst_connector(struct drm_dp_mst_topolo
> > > > >     intel_attach_force_audio_property(connector);
> > > > >     intel_attach_broadcast_rgb_property(connector);
> > > > >
> > > > > +
> > > > > +   /* TODO: Figure out how to make HDCP work on GEN12+ */
> > > > > +   if (INTEL_GEN(dev_priv) < 12) {
> > > > > +           ret = intel_dp_init_hdcp(intel_dig_port, intel_connector);
> > > > > +           if (ret)
> > > > > +                   DRM_DEBUG_KMS("HDCP init failed, skipping.\n");
> > > > > +   }
> > > > > +
> > > > >     /*
> > > > >      * Reuse the prop from the SST connector because we're
> > > > >      * not allowed to create new props after device registration.
> > > > > diff --git a/drivers/gpu/drm/i915/display/intel_hdcp.c b/drivers/gpu/drm/i915/display/intel_hdcp.c
> > > > > index 6bd0e4616ee1..ddc9db8de2bc 100644
> > > > > --- a/drivers/gpu/drm/i915/display/intel_hdcp.c
> > > > > +++ b/drivers/gpu/drm/i915/display/intel_hdcp.c
> > > > > @@ -2060,7 +2060,7 @@ int intel_hdcp_init(struct intel_connector *connector,
> > > > >     if (!shim)
> > > > >             return -EINVAL;
> > > > >
> > > > > -   if (is_hdcp2_supported(dev_priv))
> > > > > +   if (is_hdcp2_supported(dev_priv) && !connector->mst_port)
> > > > >             intel_hdcp2_init(connector, port, shim);
> > > > >
> > > > >     ret =
> > > > > --
> > > > > Sean Paul, Software Engineer, Google / Chromium OS
> > > > >
> > > > _______________________________________________
> > > > Intel-gfx mailing list
> > > > Intel-gfx@lists.freedesktop.org
> > > > https://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  reply	other threads:[~2020-08-12 17:22 UTC|newest]

Thread overview: 98+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-06-23 15:58 [PATCH v7 00/17] drm/i915: Add support for HDCP 1.4 over MST Sean Paul
2020-06-23 15:58 ` [Intel-gfx] " Sean Paul
2020-06-23 15:58 ` [PATCH v7 01/17] drm/i915: Fix sha_text population code Sean Paul
2020-06-23 15:58   ` [Intel-gfx] " Sean Paul
2020-06-23 15:58   ` Sean Paul
2020-06-25 14:53   ` Sasha Levin
2020-06-25 14:53     ` [Intel-gfx] " Sasha Levin
2020-06-25 14:53     ` Sasha Levin
2020-06-23 15:58 ` [PATCH v7 02/17] drm/i915: Clear the repeater bit on HDCP disable Sean Paul
2020-06-23 15:58   ` [Intel-gfx] " Sean Paul
2020-06-23 15:58   ` Sean Paul
2020-06-25 14:53   ` Sasha Levin
2020-06-25 14:53     ` [Intel-gfx] " Sasha Levin
2020-06-25 14:53     ` Sasha Levin
2020-06-23 15:58 ` [PATCH v7 03/17] drm/i915: WARN if HDCP signalling is enabled upon disable Sean Paul
2020-06-23 15:58   ` [Intel-gfx] " Sean Paul
2020-06-23 15:58 ` [PATCH v7 04/17] drm/i915: Intercept Aksv writes in the aux hooks Sean Paul
2020-06-23 15:58   ` [Intel-gfx] " Sean Paul
2020-06-23 15:58 ` [PATCH v7 05/17] drm/i915: Use the cpu_transcoder in intel_hdcp to toggle HDCP signalling Sean Paul
2020-06-23 15:58   ` [Intel-gfx] " Sean Paul
2020-06-23 15:58 ` [PATCH v7 06/17] drm/i915: Factor out hdcp->value assignments Sean Paul
2020-06-23 15:58   ` [Intel-gfx] " Sean Paul
2020-06-23 15:58 ` [PATCH v7 07/17] drm/i915: Protect workers against disappearing connectors Sean Paul
2020-06-23 15:58   ` [Intel-gfx] " Sean Paul
2020-06-23 15:58 ` [PATCH v7 08/17] drm/i915: Clean up intel_hdcp_disable Sean Paul
2020-06-23 15:58   ` [Intel-gfx] " Sean Paul
2020-07-03 11:36   ` Anshuman Gupta
2020-07-03 11:36     ` Anshuman Gupta
2020-07-09  5:40   ` Ramalingam C
2020-07-09  5:40     ` [Intel-gfx] " Ramalingam C
2020-06-23 15:58 ` [PATCH v7 09/17] drm/i915: Don't fully disable HDCP on a port if multiple pipes are using it Sean Paul
2020-06-23 15:58   ` [Intel-gfx] " Sean Paul
2020-07-09  5:57   ` Ramalingam C
2020-07-09  5:57     ` [Intel-gfx] " Ramalingam C
2020-06-23 15:59 ` [PATCH v7 10/17] drm/i915: Support DP MST in enc_to_dig_port() function Sean Paul
2020-06-23 15:59   ` [Intel-gfx] " Sean Paul
2020-07-09 10:16   ` Ramalingam C
2020-07-09 10:16     ` [Intel-gfx] " Ramalingam C
2020-06-23 15:59 ` [PATCH v7 11/17] drm/i915: Use ddi_update_pipe in intel_dp_mst Sean Paul
2020-06-23 15:59   ` [Intel-gfx] " Sean Paul
2020-07-09 10:49   ` C, Ramalingam
2020-07-09 10:49     ` [Intel-gfx] " C, Ramalingam
2020-06-23 15:59 ` [PATCH v7 12/17] drm/i915: Factor out HDCP shim functions from dp for use by dp_mst Sean Paul
2020-06-23 15:59   ` [Intel-gfx] " Sean Paul
2020-07-09 10:51   ` C, Ramalingam
2020-07-09 10:51     ` [Intel-gfx] " C, Ramalingam
2020-06-23 15:59 ` [PATCH v7 13/17] drm/i915: Plumb port through hdcp init Sean Paul
2020-06-23 15:59   ` [Intel-gfx] " Sean Paul
2020-07-03 10:22   ` Anshuman Gupta
2020-07-03 10:22     ` Anshuman Gupta
2020-07-09 10:55   ` Ramalingam C
2020-07-09 10:55     ` [Intel-gfx] " Ramalingam C
2020-06-23 15:59 ` [PATCH v7 14/17] drm/i915: Add connector to hdcp_shim->check_link() Sean Paul
2020-06-23 15:59   ` [Intel-gfx] " Sean Paul
2020-07-03 10:13   ` Anshuman Gupta
2020-07-03 10:13     ` Anshuman Gupta
2020-07-09 10:56   ` C, Ramalingam
2020-07-09 10:56     ` [Intel-gfx] " C, Ramalingam
2020-06-23 15:59 ` [PATCH v7 15/17] drm/mst: Add support for QUERY_STREAM_ENCRYPTION_STATUS MST sideband message Sean Paul
2020-06-23 15:59   ` [Intel-gfx] " Sean Paul
2020-06-30 14:09   ` Anshuman Gupta
2020-06-30 14:09     ` Anshuman Gupta
2020-06-30 16:48     ` Sean Paul
2020-06-30 16:48       ` Sean Paul
2020-07-02 14:37       ` Anshuman Gupta
2020-07-02 14:37         ` Anshuman Gupta
2020-07-09 12:58         ` Anshuman Gupta
2020-07-09 12:58           ` Anshuman Gupta
2020-08-11 17:21           ` Sean Paul
2020-08-11 17:21             ` Sean Paul
2020-08-12  8:18             ` Anshuman Gupta
2020-08-12  8:18               ` Anshuman Gupta
2020-08-11 14:43         ` Sean Paul
2020-08-11 14:43           ` Sean Paul
2020-06-23 15:59 ` [PATCH v7 16/17] drm/i915: Print HDCP version info for all connectors Sean Paul
2020-06-23 15:59   ` [Intel-gfx] " Sean Paul
2020-06-23 15:59 ` [PATCH v7 17/17] drm/i915: Add HDCP 1.4 support for MST connectors Sean Paul
2020-06-23 15:59   ` [Intel-gfx] " Sean Paul
2020-07-03 11:18   ` Anshuman Gupta
2020-07-03 11:18     ` Anshuman Gupta
2020-07-03 14:55     ` Anshuman Gupta
2020-07-03 14:55       ` Anshuman Gupta
2020-07-09 10:37   ` Ramalingam C
2020-07-09 10:37     ` [Intel-gfx] " Ramalingam C
2020-07-09 12:28     ` Anshuman Gupta
2020-07-09 12:28       ` Anshuman Gupta
2020-08-11 17:28       ` Sean Paul
2020-08-11 17:28         ` Sean Paul
2020-08-12  7:03         ` Anshuman Gupta
2020-08-12  7:03           ` Anshuman Gupta
2020-08-12 17:21           ` Sean Paul [this message]
2020-08-12 17:21             ` Sean Paul
2020-08-13  9:17             ` Anshuman Gupta
2020-08-13  9:17               ` Anshuman Gupta
2020-06-23 16:38 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Add support for HDCP 1.4 over MST Patchwork
2020-06-23 16:39 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2020-06-23 16:58 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2020-06-24  2:15 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CAMavQKKw23K4BgcGPeUj10rHQzHyuxCFK_5XhuEcktqOHSj1KQ@mail.gmail.com \
    --to=sean@poorly.run \
    --cc=anshuman.gupta@intel.com \
    --cc=daniel.vetter@ffwll.ch \
    --cc=dri-devel@lists.freedesktop.org \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=seanpaul@chromium.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.