* [PATCH] ARM64: dts: marvell: cn9310: Add missing phy-mode
@ 2023-04-07 15:18 Andrew Lunn
2023-04-07 15:41 ` Gregory CLEMENT
0 siblings, 1 reply; 2+ messages in thread
From: Andrew Lunn @ 2023-04-07 15:18 UTC (permalink / raw)
To: Gregory Clement
Cc: Russell King, Vladimir Oltean, arm-soc, netdev, Andrew Lunn
The DSA framework has got more picky about always having a phy-mode
for the CPU port. The SoC Ethernet is being configured to
10gbase-r. Set the switch phy-mode based on this. Additionally, the
SoC Ethernet is using in-band signalling to determine the link speed,
so add same parameter to the switch.
Additionally, the cpu label has never actually been used in the
binding, so remove it.
Signed-off-by: Andrew Lunn <andrew@lunn.ch>
---
arch/arm64/boot/dts/marvell/cn9130-crb.dtsi | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/arch/arm64/boot/dts/marvell/cn9130-crb.dtsi b/arch/arm64/boot/dts/marvell/cn9130-crb.dtsi
index 8e4ec243fb8f..32cfb3e2efc3 100644
--- a/arch/arm64/boot/dts/marvell/cn9130-crb.dtsi
+++ b/arch/arm64/boot/dts/marvell/cn9130-crb.dtsi
@@ -282,8 +282,9 @@ port@9 {
port@a {
reg = <10>;
- label = "cpu";
ethernet = <&cp0_eth0>;
+ phy-mode = "10gbase-r";
+ managed = "in-band-status";
};
};
--
2.40.0
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH] ARM64: dts: marvell: cn9310: Add missing phy-mode
2023-04-07 15:18 [PATCH] ARM64: dts: marvell: cn9310: Add missing phy-mode Andrew Lunn
@ 2023-04-07 15:41 ` Gregory CLEMENT
0 siblings, 0 replies; 2+ messages in thread
From: Gregory CLEMENT @ 2023-04-07 15:41 UTC (permalink / raw)
To: Andrew Lunn; +Cc: Russell King, Vladimir Oltean, arm-soc, netdev, Andrew Lunn
Andrew Lunn <andrew@lunn.ch> writes:
> The DSA framework has got more picky about always having a phy-mode
> for the CPU port. The SoC Ethernet is being configured to
> 10gbase-r. Set the switch phy-mode based on this. Additionally, the
> SoC Ethernet is using in-band signalling to determine the link speed,
> so add same parameter to the switch.
>
> Additionally, the cpu label has never actually been used in the
> binding, so remove it.
>
> Signed-off-by: Andrew Lunn <andrew@lunn.ch>
Applied on mvebu/dt64
Thanks,
Gregory
> ---
> arch/arm64/boot/dts/marvell/cn9130-crb.dtsi | 3 ++-
> 1 file changed, 2 insertions(+), 1 deletion(-)
>
> diff --git a/arch/arm64/boot/dts/marvell/cn9130-crb.dtsi b/arch/arm64/boot/dts/marvell/cn9130-crb.dtsi
> index 8e4ec243fb8f..32cfb3e2efc3 100644
> --- a/arch/arm64/boot/dts/marvell/cn9130-crb.dtsi
> +++ b/arch/arm64/boot/dts/marvell/cn9130-crb.dtsi
> @@ -282,8 +282,9 @@ port@9 {
>
> port@a {
> reg = <10>;
> - label = "cpu";
> ethernet = <&cp0_eth0>;
> + phy-mode = "10gbase-r";
> + managed = "in-band-status";
> };
>
> };
> --
> 2.40.0
>
--
Gregory Clement, Bootlin
Embedded Linux and Kernel engineering
http://bootlin.com
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2023-04-07 15:41 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2023-04-07 15:18 [PATCH] ARM64: dts: marvell: cn9310: Add missing phy-mode Andrew Lunn
2023-04-07 15:41 ` Gregory CLEMENT
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).