From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL 00/31] target-arm queue
Date: Thu, 30 Apr 2020 12:51:11 +0100 [thread overview]
Message-ID: <20200430115142.13430-1-peter.maydell@linaro.org> (raw)
First arm pullreq of the 5.1 cycle; mostly bugfixes and some
cleanup patches. The new clock modelling framework is the big
thing here.
-- PMM
The following changes since commit 648db19685b7030aa558a4ddbd3a8e53d8c9a062:
Merge remote-tracking branch 'remotes/armbru/tags/pull-misc-2020-04-29' into staging (2020-04-29 15:07:33 +0100)
are available in the Git repository at:
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20200430
for you to fetch changes up to 1267437e593e85498f9105b3bdab796630d2e83f:
hw/arm: xlnx-zcu102: Disable unsupported FDT firmware nodes (2020-04-30 11:52:29 +0100)
----------------------------------------------------------------
target-arm queue:
* xlnx-zdma: Fix endianness handling of descriptor loading
* nrf51: Fix last GPIO CNF address
* gicv3: Use gicr_typer in arm_gicv3_icc_reset
* msf2: Add EMAC block to SmartFusion2 SoC
* New clock modelling framework
* hw/arm: versal: Setup the ADMA with 128bit bus-width
* Cadence: gem: fix wraparound in 64bit descriptors
* cadence_gem: clear RX control descriptor
* target/arm: Vectorize integer comparison vs zero
* hw/arm/virt: dt: add kaslr-seed property
* hw/arm: xlnx-zcu102: Disable unsupported FDT firmware nodes
----------------------------------------------------------------
Cameron Esfahani (1):
nrf51: Fix last GPIO CNF address
Damien Hedde (7):
hw/core/clock-vmstate: define a vmstate entry for clock state
qdev: add clock input&output support to devices.
qdev-clock: introduce an init array to ease the device construction
hw/misc/zynq_slcr: add clock generation for uarts
hw/char/cadence_uart: add clock support
hw/arm/xilinx_zynq: connect uart clocks to slcr
qdev-monitor: print the device's clock with info qtree
Edgar E. Iglesias (7):
dma/xlnx-zdma: Fix descriptor loading (MEM) wrt endianness
dma/xlnx-zdma: Fix descriptor loading (REG) wrt endianness
hw/arm: versal: Setup the ADMA with 128bit bus-width
device_tree: Allow name wildcards in qemu_fdt_node_path()
device_tree: Constify compat in qemu_fdt_node_path()
hw/arm: xlnx-zcu102: Move arm_boot_info into XlnxZCU102
hw/arm: xlnx-zcu102: Disable unsupported FDT firmware nodes
Jerome Forissier (2):
hw/arm/virt: dt: move creation of /secure-chosen to create_fdt()
hw/arm/virt: dt: add kaslr-seed property
Keqian Zhu (2):
bugfix: Use gicr_typer in arm_gicv3_icc_reset
Typo: Correct the name of CPU hotplug memory region
Peter Maydell (2):
hw/core/clock: introduce clock object
docs/clocks: add device's clock documentation
Philippe Mathieu-Daudé (3):
target/arm: Restrict the Address Translate write operation to TCG accel
target/arm/cpu: Use ARRAY_SIZE() to iterate over ARMCPUInfo[]
target/arm/cpu: Update coding style to make checkpatch.pl happy
Ramon Fried (2):
Cadence: gem: fix wraparound in 64bit descriptors
net: cadence_gem: clear RX control descriptor
Richard Henderson (1):
target/arm: Vectorize integer comparison vs zero
Subbaraya Sundeep (3):
hw/net: Add Smartfusion2 emac block
msf2: Add EMAC block to SmartFusion2 SoC
tests/boot_linux_console: Add ethernet test to SmartFusion2
Thomas Huth (1):
target/arm: Make cpu_register() available for other files
hw/core/Makefile.objs | 2 +
hw/net/Makefile.objs | 1 +
tests/Makefile.include | 1 +
include/hw/arm/msf2-soc.h | 2 +
include/hw/char/cadence_uart.h | 1 +
include/hw/clock.h | 225 +++++++++++++
include/hw/gpio/nrf51_gpio.h | 2 +-
include/hw/net/msf2-emac.h | 53 +++
include/hw/qdev-clock.h | 159 +++++++++
include/hw/qdev-core.h | 12 +
include/sysemu/device_tree.h | 5 +-
target/arm/cpu-qom.h | 9 +-
target/arm/helper.h | 27 +-
target/arm/translate.h | 5 +
device_tree.c | 4 +-
hw/acpi/cpu.c | 2 +-
hw/arm/msf2-soc.c | 26 +-
hw/arm/virt.c | 20 +-
hw/arm/xilinx_zynq.c | 57 +++-
hw/arm/xlnx-versal.c | 2 +
hw/arm/xlnx-zcu102.c | 39 ++-
hw/char/cadence_uart.c | 73 +++-
hw/core/clock-vmstate.c | 25 ++
hw/core/clock.c | 130 ++++++++
hw/core/qdev-clock.c | 185 +++++++++++
hw/core/qdev.c | 12 +
hw/dma/xlnx-zdma.c | 25 +-
hw/intc/arm_gicv3_kvm.c | 4 +-
hw/misc/zynq_slcr.c | 172 +++++++++-
hw/net/cadence_gem.c | 16 +-
hw/net/msf2-emac.c | 589 +++++++++++++++++++++++++++++++++
qdev-monitor.c | 9 +
target/arm/cpu.c | 25 +-
target/arm/cpu64.c | 16 +-
target/arm/helper.c | 17 +
target/arm/neon_helper.c | 24 --
target/arm/translate-a64.c | 64 +---
target/arm/translate.c | 256 ++++++++++++--
target/arm/vec_helper.c | 25 ++
MAINTAINERS | 2 +
docs/devel/clocks.rst | 391 ++++++++++++++++++++++
docs/devel/index.rst | 1 +
hw/char/trace-events | 3 +
hw/core/trace-events | 7 +
tests/acceptance/boot_linux_console.py | 15 +-
45 files changed, 2538 insertions(+), 202 deletions(-)
create mode 100644 include/hw/clock.h
create mode 100644 include/hw/net/msf2-emac.h
create mode 100644 include/hw/qdev-clock.h
create mode 100644 hw/core/clock-vmstate.c
create mode 100644 hw/core/clock.c
create mode 100644 hw/core/qdev-clock.c
create mode 100644 hw/net/msf2-emac.c
create mode 100644 docs/devel/clocks.rst
next reply other threads:[~2020-04-30 11:53 UTC|newest]
Thread overview: 42+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-04-30 11:51 Peter Maydell [this message]
2020-04-30 11:51 ` [PULL 01/31] dma/xlnx-zdma: Fix descriptor loading (MEM) wrt endianness Peter Maydell
2020-04-30 11:51 ` [PULL 02/31] dma/xlnx-zdma: Fix descriptor loading (REG) " Peter Maydell
2020-04-30 11:51 ` [PULL 03/31] nrf51: Fix last GPIO CNF address Peter Maydell
2020-04-30 11:51 ` [PULL 04/31] bugfix: Use gicr_typer in arm_gicv3_icc_reset Peter Maydell
2020-04-30 11:51 ` [PULL 05/31] Typo: Correct the name of CPU hotplug memory region Peter Maydell
2020-04-30 11:51 ` [PULL 06/31] hw/net: Add Smartfusion2 emac block Peter Maydell
2020-04-30 11:51 ` [PULL 07/31] msf2: Add EMAC block to SmartFusion2 SoC Peter Maydell
2020-04-30 11:51 ` [PULL 08/31] tests/boot_linux_console: Add ethernet test to SmartFusion2 Peter Maydell
2020-04-30 11:51 ` [PULL 09/31] hw/core/clock: introduce clock object Peter Maydell
2020-04-30 14:35 ` Peter Maydell
2020-10-17 11:47 ` Philippe Mathieu-Daudé
2020-10-20 16:06 ` Philippe Mathieu-Daudé
2020-10-20 16:46 ` Peter Maydell
2020-10-20 17:46 ` Philippe Mathieu-Daudé
2020-04-30 11:51 ` [PULL 10/31] hw/core/clock-vmstate: define a vmstate entry for clock state Peter Maydell
2020-04-30 11:51 ` [PULL 11/31] qdev: add clock input&output support to devices Peter Maydell
2020-04-30 11:51 ` [PULL 12/31] qdev-clock: introduce an init array to ease the device construction Peter Maydell
2020-04-30 11:51 ` [PULL 13/31] docs/clocks: add device's clock documentation Peter Maydell
2020-04-30 11:51 ` [PULL 14/31] hw/misc/zynq_slcr: add clock generation for uarts Peter Maydell
2020-04-30 11:51 ` [PULL 15/31] hw/char/cadence_uart: add clock support Peter Maydell
2020-04-30 11:51 ` [PULL 16/31] hw/arm/xilinx_zynq: connect uart clocks to slcr Peter Maydell
2020-04-30 11:51 ` [PULL 17/31] qdev-monitor: print the device's clock with info qtree Peter Maydell
2020-04-30 11:51 ` [PULL 18/31] hw/arm: versal: Setup the ADMA with 128bit bus-width Peter Maydell
2020-04-30 11:51 ` [PULL 19/31] Cadence: gem: fix wraparound in 64bit descriptors Peter Maydell
2020-04-30 11:51 ` [PULL 20/31] net: cadence_gem: clear RX control descriptor Peter Maydell
2020-04-30 11:51 ` [PULL 21/31] target/arm: Vectorize integer comparison vs zero Peter Maydell
2020-04-30 11:51 ` [PULL 22/31] hw/arm/virt: dt: move creation of /secure-chosen to create_fdt() Peter Maydell
2020-04-30 11:51 ` [PULL 23/31] hw/arm/virt: dt: add kaslr-seed property Peter Maydell
2020-04-30 11:51 ` [PULL 24/31] target/arm: Restrict the Address Translate write operation to TCG accel Peter Maydell
2020-04-30 11:51 ` [PULL 25/31] target/arm: Make cpu_register() available for other files Peter Maydell
2020-04-30 11:51 ` [PULL 26/31] target/arm/cpu: Use ARRAY_SIZE() to iterate over ARMCPUInfo[] Peter Maydell
2020-04-30 14:30 ` Peter Maydell
2020-04-30 11:51 ` [PULL 27/31] target/arm/cpu: Update coding style to make checkpatch.pl happy Peter Maydell
2020-04-30 14:52 ` Philippe Mathieu-Daudé
2020-04-30 11:51 ` [PULL 28/31] device_tree: Allow name wildcards in qemu_fdt_node_path() Peter Maydell
2020-04-30 11:51 ` [PULL 29/31] device_tree: Constify compat " Peter Maydell
2020-04-30 11:51 ` [PULL 30/31] hw/arm: xlnx-zcu102: Move arm_boot_info into XlnxZCU102 Peter Maydell
2020-04-30 11:51 ` [PULL 31/31] hw/arm: xlnx-zcu102: Disable unsupported FDT firmware nodes Peter Maydell
2020-05-01 2:05 ` [PULL 00/31] target-arm queue no-reply
2022-04-21 11:18 Peter Maydell
2022-04-21 16:24 ` Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200430115142.13430-1-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).