* [PATCH] target/riscv: Add missing include guard in pmu.h
@ 2024-02-20 11:08 frank.chang
2024-02-20 11:54 ` Philippe Mathieu-Daudé
` (3 more replies)
0 siblings, 4 replies; 6+ messages in thread
From: frank.chang @ 2024-02-20 11:08 UTC (permalink / raw)
To: qemu-devel
Cc: qemu-riscv, Frank Chang, Palmer Dabbelt, Alistair Francis,
Bin Meng, Weiwei Li, Daniel Henrique Barboza, Liu Zhiwei
From: Frank Chang <frank.chang@sifive.com>
Add missing include guard in pmu.h to avoid the problem of double
inclusion.
Signed-off-by: Frank Chang <frank.chang@sifive.com>
---
target/riscv/pmu.h | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/target/riscv/pmu.h b/target/riscv/pmu.h
index 505fc850d3..7c0ad661e0 100644
--- a/target/riscv/pmu.h
+++ b/target/riscv/pmu.h
@@ -16,6 +16,9 @@
* this program. If not, see <http://www.gnu.org/licenses/>.
*/
+#ifndef RISCV_PMU_H
+#define RISCV_PMU_H
+
#include "cpu.h"
#include "qapi/error.h"
@@ -31,3 +34,5 @@ int riscv_pmu_incr_ctr(RISCVCPU *cpu, enum riscv_pmu_event_idx event_idx);
void riscv_pmu_generate_fdt_node(void *fdt, uint32_t cmask, char *pmu_name);
int riscv_pmu_setup_timer(CPURISCVState *env, uint64_t value,
uint32_t ctr_idx);
+
+#endif /* RISCV_PMU_H */
--
2.43.0
^ permalink raw reply related [flat|nested] 6+ messages in thread
* Re: [PATCH] target/riscv: Add missing include guard in pmu.h
2024-02-20 11:08 [PATCH] target/riscv: Add missing include guard in pmu.h frank.chang
@ 2024-02-20 11:54 ` Philippe Mathieu-Daudé
2024-02-20 16:20 ` Daniel Henrique Barboza
` (2 subsequent siblings)
3 siblings, 0 replies; 6+ messages in thread
From: Philippe Mathieu-Daudé @ 2024-02-20 11:54 UTC (permalink / raw)
To: frank.chang, qemu-devel
Cc: qemu-riscv, Palmer Dabbelt, Alistair Francis, Bin Meng,
Weiwei Li, Daniel Henrique Barboza, Liu Zhiwei
On 20/2/24 12:08, frank.chang@sifive.com wrote:
> From: Frank Chang <frank.chang@sifive.com>
>
> Add missing include guard in pmu.h to avoid the problem of double
> inclusion.
>
In case it needs to be backported to stable releases:
Fixes: 3780e33732 ("target/riscv: Support mcycle/minstret write operation")
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
> Signed-off-by: Frank Chang <frank.chang@sifive.com>
> ---
> target/riscv/pmu.h | 5 +++++
> 1 file changed, 5 insertions(+)
>
> diff --git a/target/riscv/pmu.h b/target/riscv/pmu.h
> index 505fc850d3..7c0ad661e0 100644
> --- a/target/riscv/pmu.h
> +++ b/target/riscv/pmu.h
> @@ -16,6 +16,9 @@
> * this program. If not, see <http://www.gnu.org/licenses/>.
> */
>
> +#ifndef RISCV_PMU_H
> +#define RISCV_PMU_H
> +
> #include "cpu.h"
> #include "qapi/error.h"
>
> @@ -31,3 +34,5 @@ int riscv_pmu_incr_ctr(RISCVCPU *cpu, enum riscv_pmu_event_idx event_idx);
> void riscv_pmu_generate_fdt_node(void *fdt, uint32_t cmask, char *pmu_name);
> int riscv_pmu_setup_timer(CPURISCVState *env, uint64_t value,
> uint32_t ctr_idx);
> +
> +#endif /* RISCV_PMU_H */
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH] target/riscv: Add missing include guard in pmu.h
2024-02-20 11:08 [PATCH] target/riscv: Add missing include guard in pmu.h frank.chang
2024-02-20 11:54 ` Philippe Mathieu-Daudé
@ 2024-02-20 16:20 ` Daniel Henrique Barboza
2024-02-21 21:27 ` Atish Patra
2024-02-23 4:43 ` Alistair Francis
2024-02-23 4:43 ` Alistair Francis
3 siblings, 1 reply; 6+ messages in thread
From: Daniel Henrique Barboza @ 2024-02-20 16:20 UTC (permalink / raw)
To: frank.chang, qemu-devel
Cc: qemu-riscv, Palmer Dabbelt, Alistair Francis, Bin Meng,
Weiwei Li, Liu Zhiwei
On 2/20/24 08:08, frank.chang@sifive.com wrote:
> From: Frank Chang <frank.chang@sifive.com>
>
> Add missing include guard in pmu.h to avoid the problem of double
> inclusion.
>
> Signed-off-by: Frank Chang <frank.chang@sifive.com>
> ---
Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
> target/riscv/pmu.h | 5 +++++
> 1 file changed, 5 insertions(+)
>
> diff --git a/target/riscv/pmu.h b/target/riscv/pmu.h
> index 505fc850d3..7c0ad661e0 100644
> --- a/target/riscv/pmu.h
> +++ b/target/riscv/pmu.h
> @@ -16,6 +16,9 @@
> * this program. If not, see <http://www.gnu.org/licenses/>.
> */
>
> +#ifndef RISCV_PMU_H
> +#define RISCV_PMU_H
> +
> #include "cpu.h"
> #include "qapi/error.h"
>
> @@ -31,3 +34,5 @@ int riscv_pmu_incr_ctr(RISCVCPU *cpu, enum riscv_pmu_event_idx event_idx);
> void riscv_pmu_generate_fdt_node(void *fdt, uint32_t cmask, char *pmu_name);
> int riscv_pmu_setup_timer(CPURISCVState *env, uint64_t value,
> uint32_t ctr_idx);
> +
> +#endif /* RISCV_PMU_H */
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH] target/riscv: Add missing include guard in pmu.h
2024-02-20 16:20 ` Daniel Henrique Barboza
@ 2024-02-21 21:27 ` Atish Patra
0 siblings, 0 replies; 6+ messages in thread
From: Atish Patra @ 2024-02-21 21:27 UTC (permalink / raw)
To: Daniel Henrique Barboza, frank.chang, qemu-devel
Cc: qemu-riscv, Palmer Dabbelt, Alistair Francis, Bin Meng,
Weiwei Li, Liu Zhiwei
On 2/20/24 08:20, Daniel Henrique Barboza wrote:
>
>
> On 2/20/24 08:08, frank.chang@sifive.com wrote:
>> From: Frank Chang <frank.chang@sifive.com>
>>
>> Add missing include guard in pmu.h to avoid the problem of double
>> inclusion.
>>
>> Signed-off-by: Frank Chang <frank.chang@sifive.com>
>> ---
>
> Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
>
>> target/riscv/pmu.h | 5 +++++
>> 1 file changed, 5 insertions(+)
>>
>> diff --git a/target/riscv/pmu.h b/target/riscv/pmu.h
>> index 505fc850d3..7c0ad661e0 100644
>> --- a/target/riscv/pmu.h
>> +++ b/target/riscv/pmu.h
>> @@ -16,6 +16,9 @@
>> * this program. If not, see <http://www.gnu.org/licenses/>.
>> */
>> +#ifndef RISCV_PMU_H
>> +#define RISCV_PMU_H
>> +
>> #include "cpu.h"
>> #include "qapi/error.h"
>> @@ -31,3 +34,5 @@ int riscv_pmu_incr_ctr(RISCVCPU *cpu, enum
>> riscv_pmu_event_idx event_idx);
>> void riscv_pmu_generate_fdt_node(void *fdt, uint32_t cmask, char
>> *pmu_name);
>> int riscv_pmu_setup_timer(CPURISCVState *env, uint64_t value,
>> uint32_t ctr_idx);
>> +
>> +#endif /* RISCV_PMU_H */
>
Oops. Thanks for the fix.
Reviewed-by: Atish Patra <atishp@rivosinc.com>
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH] target/riscv: Add missing include guard in pmu.h
2024-02-20 11:08 [PATCH] target/riscv: Add missing include guard in pmu.h frank.chang
2024-02-20 11:54 ` Philippe Mathieu-Daudé
2024-02-20 16:20 ` Daniel Henrique Barboza
@ 2024-02-23 4:43 ` Alistair Francis
2024-02-23 4:43 ` Alistair Francis
3 siblings, 0 replies; 6+ messages in thread
From: Alistair Francis @ 2024-02-23 4:43 UTC (permalink / raw)
To: frank.chang
Cc: qemu-devel, qemu-riscv, Palmer Dabbelt, Alistair Francis,
Bin Meng, Weiwei Li, Daniel Henrique Barboza, Liu Zhiwei
On Tue, Feb 20, 2024 at 9:09 PM <frank.chang@sifive.com> wrote:
>
> From: Frank Chang <frank.chang@sifive.com>
>
> Add missing include guard in pmu.h to avoid the problem of double
> inclusion.
>
> Signed-off-by: Frank Chang <frank.chang@sifive.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Alistair
> ---
> target/riscv/pmu.h | 5 +++++
> 1 file changed, 5 insertions(+)
>
> diff --git a/target/riscv/pmu.h b/target/riscv/pmu.h
> index 505fc850d3..7c0ad661e0 100644
> --- a/target/riscv/pmu.h
> +++ b/target/riscv/pmu.h
> @@ -16,6 +16,9 @@
> * this program. If not, see <http://www.gnu.org/licenses/>.
> */
>
> +#ifndef RISCV_PMU_H
> +#define RISCV_PMU_H
> +
> #include "cpu.h"
> #include "qapi/error.h"
>
> @@ -31,3 +34,5 @@ int riscv_pmu_incr_ctr(RISCVCPU *cpu, enum riscv_pmu_event_idx event_idx);
> void riscv_pmu_generate_fdt_node(void *fdt, uint32_t cmask, char *pmu_name);
> int riscv_pmu_setup_timer(CPURISCVState *env, uint64_t value,
> uint32_t ctr_idx);
> +
> +#endif /* RISCV_PMU_H */
> --
> 2.43.0
>
>
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH] target/riscv: Add missing include guard in pmu.h
2024-02-20 11:08 [PATCH] target/riscv: Add missing include guard in pmu.h frank.chang
` (2 preceding siblings ...)
2024-02-23 4:43 ` Alistair Francis
@ 2024-02-23 4:43 ` Alistair Francis
3 siblings, 0 replies; 6+ messages in thread
From: Alistair Francis @ 2024-02-23 4:43 UTC (permalink / raw)
To: frank.chang
Cc: qemu-devel, qemu-riscv, Palmer Dabbelt, Alistair Francis,
Bin Meng, Weiwei Li, Daniel Henrique Barboza, Liu Zhiwei
On Tue, Feb 20, 2024 at 9:09 PM <frank.chang@sifive.com> wrote:
>
> From: Frank Chang <frank.chang@sifive.com>
>
> Add missing include guard in pmu.h to avoid the problem of double
> inclusion.
>
> Signed-off-by: Frank Chang <frank.chang@sifive.com>
Thanks!
Applied to riscv-to-apply.next
Alistair
> ---
> target/riscv/pmu.h | 5 +++++
> 1 file changed, 5 insertions(+)
>
> diff --git a/target/riscv/pmu.h b/target/riscv/pmu.h
> index 505fc850d3..7c0ad661e0 100644
> --- a/target/riscv/pmu.h
> +++ b/target/riscv/pmu.h
> @@ -16,6 +16,9 @@
> * this program. If not, see <http://www.gnu.org/licenses/>.
> */
>
> +#ifndef RISCV_PMU_H
> +#define RISCV_PMU_H
> +
> #include "cpu.h"
> #include "qapi/error.h"
>
> @@ -31,3 +34,5 @@ int riscv_pmu_incr_ctr(RISCVCPU *cpu, enum riscv_pmu_event_idx event_idx);
> void riscv_pmu_generate_fdt_node(void *fdt, uint32_t cmask, char *pmu_name);
> int riscv_pmu_setup_timer(CPURISCVState *env, uint64_t value,
> uint32_t ctr_idx);
> +
> +#endif /* RISCV_PMU_H */
> --
> 2.43.0
>
>
^ permalink raw reply [flat|nested] 6+ messages in thread
end of thread, other threads:[~2024-02-23 4:44 UTC | newest]
Thread overview: 6+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2024-02-20 11:08 [PATCH] target/riscv: Add missing include guard in pmu.h frank.chang
2024-02-20 11:54 ` Philippe Mathieu-Daudé
2024-02-20 16:20 ` Daniel Henrique Barboza
2024-02-21 21:27 ` Atish Patra
2024-02-23 4:43 ` Alistair Francis
2024-02-23 4:43 ` Alistair Francis
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).