From: "Alim Akhtar" <alim.akhtar@samsung.com> To: "'Peter Griffin'" <peter.griffin@linaro.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <mturquette@baylibre.com>, <conor+dt@kernel.org>, <sboyd@kernel.org>, <tomasz.figa@gmail.com>, <s.nawrocki@samsung.com>, <linus.walleij@linaro.org>, <wim@linux-watchdog.org>, <linux@roeck-us.net>, <catalin.marinas@arm.com>, <will@kernel.org>, <arnd@arndb.de>, <olof@lixom.net>, <gregkh@linuxfoundation.org>, <jirislaby@kernel.org>, <cw00.choi@samsung.com> Cc: <tudor.ambarus@linaro.org>, <andre.draszik@linaro.org>, <semen.protsenko@linaro.org>, <saravanak@google.com>, <willmcvicker@google.com>, <soc@kernel.org>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-samsung-soc@vger.kernel.org>, <linux-clk@vger.kernel.org>, <linux-gpio@vger.kernel.org>, <linux-watchdog@vger.kernel.org>, <kernel-team@android.com>, <linux-serial@vger.kernel.org> Subject: RE: [PATCH v7 10/16] watchdog: s3c2410_wdt: Add support for WTCON register DBGACK_MASK bit Date: Wed, 13 Dec 2023 22:02:00 +0530 [thread overview] Message-ID: <017301da2de1$e8cafe80$ba60fb80$@samsung.com> (raw) In-Reply-To: <20231211162331.435900-11-peter.griffin@linaro.org> Hi Peter > -----Original Message----- > From: Peter Griffin <peter.griffin@linaro.org> > Sent: Monday, December 11, 2023 9:53 PM > To: robh+dt@kernel.org; krzysztof.kozlowski+dt@linaro.org; > mturquette@baylibre.com; conor+dt@kernel.org; sboyd@kernel.org; > tomasz.figa@gmail.com; s.nawrocki@samsung.com; linus.walleij@linaro.org; > wim@linux-watchdog.org; linux@roeck-us.net; catalin.marinas@arm.com; > will@kernel.org; arnd@arndb.de; olof@lixom.net; > gregkh@linuxfoundation.org; jirislaby@kernel.org; > cw00.choi@samsung.com; alim.akhtar@samsung.com > Cc: peter.griffin@linaro.org; tudor.ambarus@linaro.org; > andre.draszik@linaro.org; semen.protsenko@linaro.org; > saravanak@google.com; willmcvicker@google.com; soc@kernel.org; > devicetree@vger.kernel.org; linux-arm-kernel@lists.infradead.org; linux- > samsung-soc@vger.kernel.org; linux-clk@vger.kernel.org; linux- > gpio@vger.kernel.org; linux-watchdog@vger.kernel.org; kernel- > team@android.com; linux-serial@vger.kernel.org > Subject: [PATCH v7 10/16] watchdog: s3c2410_wdt: Add support for WTCON > register DBGACK_MASK bit > > The WDT uses the CPU core signal DBGACK to determine whether the SoC is > running in debug mode or not. If the DBGACK signal is asserted and > DBGACK_MASK bit is enabled, then WDT output and interrupt is masked > (disabled). > > Presence of the DBGACK_MASK bit is determined by adding a new > QUIRK_HAS_DBGACK_BIT quirk. Also update to use BIT macro to avoid > checkpatch --strict warnings. > > Tested-by: Will McVicker <willmcvicker@google.com> > Reviewed-by: Sam Protsenko <semen.protsenko@linaro.org> > Signed-off-by: Peter Griffin <peter.griffin@linaro.org> > --- > drivers/watchdog/s3c2410_wdt.c | 28 +++++++++++++++++++++++++--- > 1 file changed, 25 insertions(+), 3 deletions(-) > > diff --git a/drivers/watchdog/s3c2410_wdt.c > b/drivers/watchdog/s3c2410_wdt.c index 0b4bd883ff28..7ecb762a371d > 100644 > --- a/drivers/watchdog/s3c2410_wdt.c > +++ b/drivers/watchdog/s3c2410_wdt.c > @@ -9,6 +9,7 @@ > * (c) Copyright 1996 Alan Cox <alan@lxorguk.ukuu.org.uk> > */ > > +#include <linux/bits.h> > #include <linux/module.h> > #include <linux/moduleparam.h> > #include <linux/types.h> > @@ -34,9 +35,10 @@ > > #define S3C2410_WTCNT_MAXCNT 0xffff > > -#define S3C2410_WTCON_RSTEN (1 << 0) > -#define S3C2410_WTCON_INTEN (1 << 2) > -#define S3C2410_WTCON_ENABLE (1 << 5) > +#define S3C2410_WTCON_RSTEN BIT(0) > +#define S3C2410_WTCON_INTEN BIT(2) > +#define S3C2410_WTCON_ENABLE BIT(5) > +#define S3C2410_WTCON_DBGACK_MASK BIT(16) > > #define S3C2410_WTCON_DIV16 (0 << 3) > #define S3C2410_WTCON_DIV32 (1 << 3) > @@ -100,12 +102,17 @@ > * %QUIRK_HAS_PMU_CNT_EN: PMU block has some register (e.g. > CLUSTERx_NONCPU_OUT) > * with "watchdog counter enable" bit. That bit should be set to make > watchdog > * counter running. > + * > + * %QUIRK_HAS_DBGACK_BIT: WTCON register has DBGACK_MASK bit. > Setting > + the > + * DBGACK_MASK bit disables the watchdog outputs when the SoC is in > debug mode. > + * Debug mode is determined by the DBGACK CPU signal. > */ > #define QUIRK_HAS_WTCLRINT_REG (1 << 0) > #define QUIRK_HAS_PMU_MASK_RESET (1 << 1) > #define QUIRK_HAS_PMU_RST_STAT (1 << 2) > #define QUIRK_HAS_PMU_AUTO_DISABLE (1 << 3) > #define QUIRK_HAS_PMU_CNT_EN (1 << 4) Probably these above defines might also give checkpatch --strict warnings, so you can change to use BIT macro here as well. > +#define QUIRK_HAS_DBGACK_BIT BIT(5) > > /* These quirks require that we have a PMU register map */ #define > QUIRKS_HAVE_PMUREG \ @@ -375,6 +382,19 @@ static int > s3c2410wdt_enable(struct s3c2410_wdt *wdt, bool en) > return 0; > } > > +/* Disable watchdog outputs if CPU is in debug mode */ static void > +s3c2410wdt_mask_dbgack(struct s3c2410_wdt *wdt) { > + unsigned long wtcon; > + > + if (!(wdt->drv_data->quirks & QUIRK_HAS_DBGACK_BIT)) > + return; > + > + wtcon = readl(wdt->reg_base + S3C2410_WTCON); > + wtcon |= S3C2410_WTCON_DBGACK_MASK; > + writel(wtcon, wdt->reg_base + S3C2410_WTCON); } > + > static int s3c2410wdt_keepalive(struct watchdog_device *wdd) { > struct s3c2410_wdt *wdt = watchdog_get_drvdata(wdd); @@ -700,6 > +720,8 @@ static int s3c2410wdt_probe(struct platform_device *pdev) > wdt->wdt_device.bootstatus = s3c2410wdt_get_bootstatus(wdt); > wdt->wdt_device.parent = dev; > > + s3c2410wdt_mask_dbgack(wdt); > + > /* > * If "tmr_atboot" param is non-zero, start the watchdog right now. > Also > * set WDOG_HW_RUNNING bit, so that watchdog core can kick the > watchdog. > -- > 2.43.0.472.g3155946c3a-goog
WARNING: multiple messages have this Message-ID (diff)
From: "Alim Akhtar" <alim.akhtar@samsung.com> To: "'Peter Griffin'" <peter.griffin@linaro.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <mturquette@baylibre.com>, <conor+dt@kernel.org>, <sboyd@kernel.org>, <tomasz.figa@gmail.com>, <s.nawrocki@samsung.com>, <linus.walleij@linaro.org>, <wim@linux-watchdog.org>, <linux@roeck-us.net>, <catalin.marinas@arm.com>, <will@kernel.org>, <arnd@arndb.de>, <olof@lixom.net>, <gregkh@linuxfoundation.org>, <jirislaby@kernel.org>, <cw00.choi@samsung.com> Cc: <tudor.ambarus@linaro.org>, <andre.draszik@linaro.org>, <semen.protsenko@linaro.org>, <saravanak@google.com>, <willmcvicker@google.com>, <soc@kernel.org>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-samsung-soc@vger.kernel.org>, <linux-clk@vger.kernel.org>, <linux-gpio@vger.kernel.org>, <linux-watchdog@vger.kernel.org>, <kernel-team@android.com>, <linux-serial@vger.kernel.org> Subject: RE: [PATCH v7 10/16] watchdog: s3c2410_wdt: Add support for WTCON register DBGACK_MASK bit Date: Wed, 13 Dec 2023 22:02:00 +0530 [thread overview] Message-ID: <017301da2de1$e8cafe80$ba60fb80$@samsung.com> (raw) In-Reply-To: <20231211162331.435900-11-peter.griffin@linaro.org> Hi Peter > -----Original Message----- > From: Peter Griffin <peter.griffin@linaro.org> > Sent: Monday, December 11, 2023 9:53 PM > To: robh+dt@kernel.org; krzysztof.kozlowski+dt@linaro.org; > mturquette@baylibre.com; conor+dt@kernel.org; sboyd@kernel.org; > tomasz.figa@gmail.com; s.nawrocki@samsung.com; linus.walleij@linaro.org; > wim@linux-watchdog.org; linux@roeck-us.net; catalin.marinas@arm.com; > will@kernel.org; arnd@arndb.de; olof@lixom.net; > gregkh@linuxfoundation.org; jirislaby@kernel.org; > cw00.choi@samsung.com; alim.akhtar@samsung.com > Cc: peter.griffin@linaro.org; tudor.ambarus@linaro.org; > andre.draszik@linaro.org; semen.protsenko@linaro.org; > saravanak@google.com; willmcvicker@google.com; soc@kernel.org; > devicetree@vger.kernel.org; linux-arm-kernel@lists.infradead.org; linux- > samsung-soc@vger.kernel.org; linux-clk@vger.kernel.org; linux- > gpio@vger.kernel.org; linux-watchdog@vger.kernel.org; kernel- > team@android.com; linux-serial@vger.kernel.org > Subject: [PATCH v7 10/16] watchdog: s3c2410_wdt: Add support for WTCON > register DBGACK_MASK bit > > The WDT uses the CPU core signal DBGACK to determine whether the SoC is > running in debug mode or not. If the DBGACK signal is asserted and > DBGACK_MASK bit is enabled, then WDT output and interrupt is masked > (disabled). > > Presence of the DBGACK_MASK bit is determined by adding a new > QUIRK_HAS_DBGACK_BIT quirk. Also update to use BIT macro to avoid > checkpatch --strict warnings. > > Tested-by: Will McVicker <willmcvicker@google.com> > Reviewed-by: Sam Protsenko <semen.protsenko@linaro.org> > Signed-off-by: Peter Griffin <peter.griffin@linaro.org> > --- > drivers/watchdog/s3c2410_wdt.c | 28 +++++++++++++++++++++++++--- > 1 file changed, 25 insertions(+), 3 deletions(-) > > diff --git a/drivers/watchdog/s3c2410_wdt.c > b/drivers/watchdog/s3c2410_wdt.c index 0b4bd883ff28..7ecb762a371d > 100644 > --- a/drivers/watchdog/s3c2410_wdt.c > +++ b/drivers/watchdog/s3c2410_wdt.c > @@ -9,6 +9,7 @@ > * (c) Copyright 1996 Alan Cox <alan@lxorguk.ukuu.org.uk> > */ > > +#include <linux/bits.h> > #include <linux/module.h> > #include <linux/moduleparam.h> > #include <linux/types.h> > @@ -34,9 +35,10 @@ > > #define S3C2410_WTCNT_MAXCNT 0xffff > > -#define S3C2410_WTCON_RSTEN (1 << 0) > -#define S3C2410_WTCON_INTEN (1 << 2) > -#define S3C2410_WTCON_ENABLE (1 << 5) > +#define S3C2410_WTCON_RSTEN BIT(0) > +#define S3C2410_WTCON_INTEN BIT(2) > +#define S3C2410_WTCON_ENABLE BIT(5) > +#define S3C2410_WTCON_DBGACK_MASK BIT(16) > > #define S3C2410_WTCON_DIV16 (0 << 3) > #define S3C2410_WTCON_DIV32 (1 << 3) > @@ -100,12 +102,17 @@ > * %QUIRK_HAS_PMU_CNT_EN: PMU block has some register (e.g. > CLUSTERx_NONCPU_OUT) > * with "watchdog counter enable" bit. That bit should be set to make > watchdog > * counter running. > + * > + * %QUIRK_HAS_DBGACK_BIT: WTCON register has DBGACK_MASK bit. > Setting > + the > + * DBGACK_MASK bit disables the watchdog outputs when the SoC is in > debug mode. > + * Debug mode is determined by the DBGACK CPU signal. > */ > #define QUIRK_HAS_WTCLRINT_REG (1 << 0) > #define QUIRK_HAS_PMU_MASK_RESET (1 << 1) > #define QUIRK_HAS_PMU_RST_STAT (1 << 2) > #define QUIRK_HAS_PMU_AUTO_DISABLE (1 << 3) > #define QUIRK_HAS_PMU_CNT_EN (1 << 4) Probably these above defines might also give checkpatch --strict warnings, so you can change to use BIT macro here as well. > +#define QUIRK_HAS_DBGACK_BIT BIT(5) > > /* These quirks require that we have a PMU register map */ #define > QUIRKS_HAVE_PMUREG \ @@ -375,6 +382,19 @@ static int > s3c2410wdt_enable(struct s3c2410_wdt *wdt, bool en) > return 0; > } > > +/* Disable watchdog outputs if CPU is in debug mode */ static void > +s3c2410wdt_mask_dbgack(struct s3c2410_wdt *wdt) { > + unsigned long wtcon; > + > + if (!(wdt->drv_data->quirks & QUIRK_HAS_DBGACK_BIT)) > + return; > + > + wtcon = readl(wdt->reg_base + S3C2410_WTCON); > + wtcon |= S3C2410_WTCON_DBGACK_MASK; > + writel(wtcon, wdt->reg_base + S3C2410_WTCON); } > + > static int s3c2410wdt_keepalive(struct watchdog_device *wdd) { > struct s3c2410_wdt *wdt = watchdog_get_drvdata(wdd); @@ -700,6 > +720,8 @@ static int s3c2410wdt_probe(struct platform_device *pdev) > wdt->wdt_device.bootstatus = s3c2410wdt_get_bootstatus(wdt); > wdt->wdt_device.parent = dev; > > + s3c2410wdt_mask_dbgack(wdt); > + > /* > * If "tmr_atboot" param is non-zero, start the watchdog right now. > Also > * set WDOG_HW_RUNNING bit, so that watchdog core can kick the > watchdog. > -- > 2.43.0.472.g3155946c3a-goog _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2023-12-13 16:32 UTC|newest] Thread overview: 109+ messages / expand[flat|nested] mbox.gz Atom feed top 2023-12-11 16:23 [PATCH v7 00/16] Add minimal Tensor/GS101 SoC support and Oriole/Pixel6 board Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-11 16:23 ` [PATCH v7 01/16] dt-bindings: watchdog: Document Google gs101 watchdog bindings Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-12 19:39 ` (subset) " Krzysztof Kozlowski 2023-12-12 19:39 ` Krzysztof Kozlowski 2023-12-11 16:23 ` [PATCH v7 02/16] dt-bindings: arm: google: Add bindings for Google ARM platforms Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-13 14:32 ` Rob Herring 2023-12-13 14:32 ` Rob Herring 2023-12-13 14:34 ` Peter Griffin 2023-12-13 14:34 ` Peter Griffin 2023-12-13 19:16 ` (subset) " Krzysztof Kozlowski 2023-12-13 19:16 ` Krzysztof Kozlowski 2023-12-11 16:23 ` [PATCH v7 03/16] dt-bindings: serial: samsung: Add google-gs101-uart compatible Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-12 19:39 ` (subset) " Krzysztof Kozlowski 2023-12-12 19:39 ` Krzysztof Kozlowski 2023-12-11 16:23 ` [PATCH v7 04/16] dt-bindings: serial: samsung: Make samsung,uart-fifosize a required property Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-12 19:39 ` (subset) " Krzysztof Kozlowski 2023-12-12 19:39 ` Krzysztof Kozlowski 2023-12-11 16:23 ` [PATCH v7 05/16] dt-bindings: soc: samsung: usi: add google,gs101-usi compatible Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-12 19:39 ` (subset) " Krzysztof Kozlowski 2023-12-12 19:39 ` Krzysztof Kozlowski 2023-12-11 16:23 ` [PATCH v7 06/16] dt-bindings: clock: google,gs101: fix incorrect numbering and DGB suffix Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-11 16:36 ` André Draszik 2023-12-11 16:36 ` André Draszik 2023-12-11 22:38 ` Sam Protsenko 2023-12-11 22:38 ` Sam Protsenko 2023-12-11 23:57 ` Chanwoo Choi 2023-12-11 23:57 ` Chanwoo Choi 2023-12-12 19:39 ` (subset) " Krzysztof Kozlowski 2023-12-12 19:39 ` Krzysztof Kozlowski 2023-12-11 16:23 ` [PATCH v7 07/16] clk: samsung: clk-pll: Add support for pll_{0516,0517,518} Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-12 19:39 ` (subset) " Krzysztof Kozlowski 2023-12-12 19:39 ` Krzysztof Kozlowski 2023-12-11 16:23 ` [PATCH v7 08/16] clk: samsung: clk-gs101: Add cmu_top, cmu_misc and cmu_apm support Peter Griffin 2023-12-11 16:42 ` Rob Herring 2023-12-11 16:42 ` Rob Herring 2023-12-11 19:46 ` Peter Griffin 2023-12-11 19:46 ` Peter Griffin 2023-12-12 19:38 ` Krzysztof Kozlowski 2023-12-12 19:38 ` Krzysztof Kozlowski 2023-12-12 19:43 ` Peter Griffin 2023-12-12 19:43 ` Peter Griffin 2023-12-12 19:39 ` (subset) " Krzysztof Kozlowski 2023-12-12 19:39 ` Krzysztof Kozlowski 2023-12-11 16:23 ` [PATCH v7 09/16] pinctrl: samsung: Add gs101 SoC pinctrl configuration Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-11 21:02 ` Linus Walleij 2023-12-11 21:02 ` Linus Walleij 2023-12-12 19:17 ` (subset) " Krzysztof Kozlowski 2023-12-12 19:17 ` Krzysztof Kozlowski 2023-12-13 16:24 ` Alim Akhtar 2023-12-13 16:24 ` Alim Akhtar 2023-12-11 16:23 ` [PATCH v7 10/16] watchdog: s3c2410_wdt: Add support for WTCON register DBGACK_MASK bit Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-13 16:32 ` Alim Akhtar [this message] 2023-12-13 16:32 ` Alim Akhtar 2023-12-13 19:16 ` (subset) " Krzysztof Kozlowski 2023-12-13 19:16 ` Krzysztof Kozlowski 2023-12-11 16:23 ` [PATCH v7 11/16] watchdog: s3c2410_wdt: Update QUIRK macros to use BIT macro Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-13 16:34 ` Alim Akhtar 2023-12-13 16:34 ` Alim Akhtar 2023-12-13 19:13 ` Peter Griffin 2023-12-13 19:13 ` Peter Griffin 2023-12-13 19:19 ` Krzysztof Kozlowski 2023-12-13 19:19 ` Krzysztof Kozlowski 2023-12-13 19:16 ` (subset) " Krzysztof Kozlowski 2023-12-13 19:16 ` Krzysztof Kozlowski 2023-12-11 16:23 ` [PATCH v7 12/16] watchdog: s3c2410_wdt: Add support for Google gs101 SoC Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-12 21:18 ` Guenter Roeck 2023-12-12 21:18 ` Guenter Roeck 2023-12-13 16:42 ` Alim Akhtar 2023-12-13 16:42 ` Alim Akhtar 2023-12-13 19:14 ` Krzysztof Kozlowski 2023-12-13 19:14 ` Krzysztof Kozlowski 2023-12-13 19:16 ` (subset) " Krzysztof Kozlowski 2023-12-13 19:16 ` Krzysztof Kozlowski 2023-12-11 16:23 ` [PATCH v7 13/16] tty: serial: samsung: Add gs101 compatible and common fifoszdt_serial_drv_data Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-12 19:39 ` (subset) " Krzysztof Kozlowski 2023-12-12 19:39 ` Krzysztof Kozlowski 2023-12-13 16:44 ` Alim Akhtar 2023-12-13 16:44 ` Alim Akhtar 2023-12-11 16:23 ` [PATCH v7 14/16] arm64: dts: exynos: google: Add initial Google gs101 SoC support Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-13 19:16 ` (subset) " Krzysztof Kozlowski 2023-12-13 19:16 ` Krzysztof Kozlowski 2023-12-11 16:23 ` [PATCH v7 15/16] arm64: dts: exynos: google: Add initial Oriole/pixel 6 board support Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-13 16:59 ` Alim Akhtar 2023-12-13 16:59 ` Alim Akhtar 2023-12-13 19:16 ` (subset) " Krzysztof Kozlowski 2023-12-13 19:16 ` Krzysztof Kozlowski 2023-12-11 16:23 ` [PATCH v7 16/16] MAINTAINERS: add entry for Google Tensor SoC Peter Griffin 2023-12-11 16:23 ` Peter Griffin 2023-12-13 17:00 ` Alim Akhtar 2023-12-13 17:00 ` Alim Akhtar 2023-12-13 19:16 ` (subset) " Krzysztof Kozlowski 2023-12-13 19:16 ` Krzysztof Kozlowski 2023-12-21 17:41 ` [PATCH v7 00/16] Add minimal Tensor/GS101 SoC support and Oriole/Pixel6 board patchwork-bot+linux-soc 2023-12-22 12:01 ` patchwork-bot+linux-soc
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to='017301da2de1$e8cafe80$ba60fb80$@samsung.com' \ --to=alim.akhtar@samsung.com \ --cc=andre.draszik@linaro.org \ --cc=arnd@arndb.de \ --cc=catalin.marinas@arm.com \ --cc=conor+dt@kernel.org \ --cc=cw00.choi@samsung.com \ --cc=devicetree@vger.kernel.org \ --cc=gregkh@linuxfoundation.org \ --cc=jirislaby@kernel.org \ --cc=kernel-team@android.com \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=linus.walleij@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-gpio@vger.kernel.org \ --cc=linux-samsung-soc@vger.kernel.org \ --cc=linux-serial@vger.kernel.org \ --cc=linux-watchdog@vger.kernel.org \ --cc=linux@roeck-us.net \ --cc=mturquette@baylibre.com \ --cc=olof@lixom.net \ --cc=peter.griffin@linaro.org \ --cc=robh+dt@kernel.org \ --cc=s.nawrocki@samsung.com \ --cc=saravanak@google.com \ --cc=sboyd@kernel.org \ --cc=semen.protsenko@linaro.org \ --cc=soc@kernel.org \ --cc=tomasz.figa@gmail.com \ --cc=tudor.ambarus@linaro.org \ --cc=will@kernel.org \ --cc=willmcvicker@google.com \ --cc=wim@linux-watchdog.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.