From: Michael Turquette <mturquette@baylibre.com> To: linux-clk@vger.kernel.org Cc: linux-amlogic@lists.infradead.org, khilman@baylibre.com, carlo@endlessm.com, victor.wan@amlogic.com, jerry.cao@amlogic.com, xing.xu@amlogic.com Subject: [PATCH 0/7] Add support for AmLogic GXBB clock controller Date: Thu, 9 Jun 2016 17:32:47 -0700 [thread overview] Message-ID: <1465518774-26924-1-git-send-email-mturquette@baylibre.com> (raw) This series is based on the AmLogic Meson8b rewrite/cleanup[0]. The AmLogic GXBB is an ARMv8-based SoC, fed by a 24MHZ xtal, and it provides several PLLs, muxes dividers and gates to drive CPUs and peripherals. While based on the Meson8b clock controller driver, this series adds supports for Multi-phase Locked Loops (mpll) and support for PLLs with fractional rates. This series introduces the clock controller driver for the gxbb, including the DT binding description and accompanying change in the gxbb dtsi. Only three clocks are exposed via the headers in the dt-bindings include-chroot. More can be added later, but since these values represent an ABI I wanted to start small. I'm not sure about the names for the gate clocks, so I especially tried to avoid putting those in the binding (with the exception of the Ethernet gate, which Kevin has needed for a while). Notably missing from this driver are the branch clocks (e.g. the mess of muxes and dividers that come after the PLLs and MPLLs). I could have guessed how things were wired up from the resources available to me, but I'm hoping to get some improved documentation soon and then I'll go back and fill them in. [0] http://lkml.kernel.org/g/1465518467-23939-1-git-send-email-mturquette@baylibre.com Michael Turquette (7): clk: meson: add peripheral gate macro clk: meson: add mpll support clk: meson: fractional pll support clk: gxbb: Document bindings for the GXBB clock controller clk: gxbb: add AmLogic GXBB clk controller driver arm64: amlogic: select gxbb clk driver arm64: dts: gxbb clock controller .../bindings/clock/amlogic,gxbb-clkc.txt | 36 + arch/arm64/Kconfig.platforms | 2 + arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi | 7 + drivers/clk/meson/Kconfig | 7 + drivers/clk/meson/Makefile | 3 +- drivers/clk/meson/clk-mpll.c | 94 ++ drivers/clk/meson/clk-pll.c | 32 +- drivers/clk/meson/clkc.h | 39 + drivers/clk/meson/gxbb.c | 954 +++++++++++++++++++++ drivers/clk/meson/gxbb.h | 271 ++++++ include/dt-bindings/clock/gxbb-clkc.h | 12 + 11 files changed, 1454 insertions(+), 3 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt create mode 100644 drivers/clk/meson/clk-mpll.c create mode 100644 drivers/clk/meson/gxbb.c create mode 100644 drivers/clk/meson/gxbb.h create mode 100644 include/dt-bindings/clock/gxbb-clkc.h -- 2.1.4
WARNING: multiple messages have this Message-ID (diff)
From: mturquette@baylibre.com (Michael Turquette) To: linus-amlogic@lists.infradead.org Subject: [PATCH 0/7] Add support for AmLogic GXBB clock controller Date: Thu, 9 Jun 2016 17:32:47 -0700 [thread overview] Message-ID: <1465518774-26924-1-git-send-email-mturquette@baylibre.com> (raw) This series is based on the AmLogic Meson8b rewrite/cleanup[0]. The AmLogic GXBB is an ARMv8-based SoC, fed by a 24MHZ xtal, and it provides several PLLs, muxes dividers and gates to drive CPUs and peripherals. While based on the Meson8b clock controller driver, this series adds supports for Multi-phase Locked Loops (mpll) and support for PLLs with fractional rates. This series introduces the clock controller driver for the gxbb, including the DT binding description and accompanying change in the gxbb dtsi. Only three clocks are exposed via the headers in the dt-bindings include-chroot. More can be added later, but since these values represent an ABI I wanted to start small. I'm not sure about the names for the gate clocks, so I especially tried to avoid putting those in the binding (with the exception of the Ethernet gate, which Kevin has needed for a while). Notably missing from this driver are the branch clocks (e.g. the mess of muxes and dividers that come after the PLLs and MPLLs). I could have guessed how things were wired up from the resources available to me, but I'm hoping to get some improved documentation soon and then I'll go back and fill them in. [0] http://lkml.kernel.org/g/1465518467-23939-1-git-send-email-mturquette at baylibre.com Michael Turquette (7): clk: meson: add peripheral gate macro clk: meson: add mpll support clk: meson: fractional pll support clk: gxbb: Document bindings for the GXBB clock controller clk: gxbb: add AmLogic GXBB clk controller driver arm64: amlogic: select gxbb clk driver arm64: dts: gxbb clock controller .../bindings/clock/amlogic,gxbb-clkc.txt | 36 + arch/arm64/Kconfig.platforms | 2 + arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi | 7 + drivers/clk/meson/Kconfig | 7 + drivers/clk/meson/Makefile | 3 +- drivers/clk/meson/clk-mpll.c | 94 ++ drivers/clk/meson/clk-pll.c | 32 +- drivers/clk/meson/clkc.h | 39 + drivers/clk/meson/gxbb.c | 954 +++++++++++++++++++++ drivers/clk/meson/gxbb.h | 271 ++++++ include/dt-bindings/clock/gxbb-clkc.h | 12 + 11 files changed, 1454 insertions(+), 3 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt create mode 100644 drivers/clk/meson/clk-mpll.c create mode 100644 drivers/clk/meson/gxbb.c create mode 100644 drivers/clk/meson/gxbb.h create mode 100644 include/dt-bindings/clock/gxbb-clkc.h -- 2.1.4
next reply other threads:[~2016-06-10 0:32 UTC|newest] Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-06-10 0:32 Michael Turquette [this message] 2016-06-10 0:32 ` [PATCH 0/7] Add support for AmLogic GXBB clock controller Michael Turquette 2016-06-10 0:32 ` [PATCH 1/7] clk: meson: add peripheral gate macro Michael Turquette 2016-06-10 0:32 ` Michael Turquette 2016-06-10 0:32 ` [PATCH 2/7] clk: meson: add mpll support Michael Turquette 2016-06-10 0:32 ` Michael Turquette 2016-06-10 0:32 ` [PATCH 3/7] clk: meson: fractional pll support Michael Turquette 2016-06-10 0:32 ` Michael Turquette 2016-06-10 0:32 ` [PATCH 4/7] clk: gxbb: Document bindings for the GXBB clock controller Michael Turquette 2016-06-10 0:32 ` Michael Turquette 2016-06-10 0:32 ` [PATCH 5/7] clk: gxbb: add AmLogic GXBB clk controller driver Michael Turquette 2016-06-10 0:32 ` Michael Turquette 2016-06-10 0:32 ` [PATCH 6/7] arm64: amlogic: select gxbb clk driver Michael Turquette 2016-06-10 0:32 ` Michael Turquette 2016-06-10 0:32 ` [PATCH 7/7] arm64: dts: gxbb clock controller Michael Turquette 2016-06-10 0:32 ` Michael Turquette 2016-06-14 19:01 ` Kevin Hilman 2016-06-14 19:01 ` Kevin Hilman 2016-06-15 1:41 ` Michael Turquette 2016-06-15 1:41 ` Michael Turquette 2016-06-10 9:12 ` [PATCH 0/7] Add support for AmLogic GXBB " Neil Armstrong 2016-06-13 17:55 ` Kevin Hilman 2016-06-14 5:02 ` Neil Armstrong 2016-06-14 18:59 ` Kevin Hilman 2016-06-14 18:59 ` Kevin Hilman 2016-06-15 1:41 ` Michael Turquette 2016-06-15 1:41 ` Michael Turquette
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1465518774-26924-1-git-send-email-mturquette@baylibre.com \ --to=mturquette@baylibre.com \ --cc=carlo@endlessm.com \ --cc=jerry.cao@amlogic.com \ --cc=khilman@baylibre.com \ --cc=linux-amlogic@lists.infradead.org \ --cc=linux-clk@vger.kernel.org \ --cc=victor.wan@amlogic.com \ --cc=xing.xu@amlogic.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.