From: 20181221120906 created <chun-jie.chen@mediatek.com>
To: Matthias Brugger <matthias.bgg@gmail.com>,
Rob Herring <robh@kernel.org>, Stephen Boyd <sboyd@kernel.org>,
Nicolas Boichat <drinkcat@chromium.org>
Cc: "linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"linux-mediatek@lists.infradead.org"
<linux-mediatek@lists.infradead.org>,
"linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>,
srv_heupstream <srv_heupstream@mediatek.com>,
Project_Global_Chrome_Upstream_Group
<Project_Global_Chrome_Upstream_Group@mediatek.com>
Subject: Re: [RESEND PATCH v7 00/22] Mediatek MT8192 clock support
Date: Thu, 8 Apr 2021 19:28:49 +0800 [thread overview]
Message-ID: <1617881329.6756.3.camel@mtksdccf07> (raw)
In-Reply-To: <20210324104110.13383-1-chun-jie.chen@mediatek.com>
On Wed, 2021-03-24 at 18:40 +0800, Chun-Jie Chen (陳浚桀) wrote:
Hi Maintainers,
Gentle pin for this patch series.
Thanks
> reason for resending v7:
> - add review history from series below
> [1] https://urldefense.com/v3/__https://patchwork.kernel.org/project/linux-mediatek/list/?series=405295__;!!CTRNKA9wMg0ARbw!yiC4Bd7Av9itRUTEQeBUWbH_wX08o2rIYTH0BJ_BljLXWzCPb2sYdGLjFLwWBXEY4iHa$
>
> change since v6:
> - update from series below
> [1] https://urldefense.com/v3/__https://patchwork.kernel.org/project/linux-mediatek/list/?series=405295__;!!CTRNKA9wMg0ARbw!yiC4Bd7Av9itRUTEQeBUWbH_wX08o2rIYTH0BJ_BljLXWzCPb2sYdGLjFLwWBXEY4iHa$
> - fix DT bindings fail
> - fix checkpatch warning
> - update mux ops without gate control
>
> change since v5:
> - remove unused clocks by rolling Tinghan's patches[1][2] into series
> [1] https://urldefense.com/v3/__https://patchwork.kernel.org/project/linux-mediatek/list/?series=398781__;!!CTRNKA9wMg0ARbw!yiC4Bd7Av9itRUTEQeBUWbH_wX08o2rIYTH0BJ_BljLXWzCPb2sYdGLjFLwWBS6llsNi$
> [2] https://urldefense.com/v3/__https://patchwork.kernel.org/project/linux-mediatek/list/?series=405143__;!!CTRNKA9wMg0ARbw!yiC4Bd7Av9itRUTEQeBUWbH_wX08o2rIYTH0BJ_BljLXWzCPb2sYdGLjFLwWBfBntgEt$
> - remove dts related patches from series
>
> change since v4:
> - merge some subsystem into same driver
> - add a generic probe function to reduce duplicated code
>
> changes since v3:
> - add critical clocks
> - split large patches into small ones
>
> changes since v2:
> - update and split dt-binding documents by functionalities
> - add error checking in probe() function
> - fix incorrect clock relation and add critical clocks
> - update license identifier and minor fix of coding style
>
> changes since v1:
> - fix asymmetrical control of PLL
> - have en_mask used as divider enable mask on all MediaTek SoC
>
> chun-jie.chen (22):
> dt-bindings: ARM: Mediatek: Add new document bindings of imp i2c
> wrapper controller
> dt-bindings: ARM: Mediatek: Add new document bindings of mdpsys
> controller
> dt-bindings: ARM: Mediatek: Add new document bindings of msdc
> controller
> dt-bindings: ARM: Mediatek: Add new document bindings of scp adsp
> controller
> dt-bindings: ARM: Mediatek: Document bindings of MT8192 clock
> controllers
> clk: mediatek: Add dt-bindings of MT8192 clocks
> clk: mediatek: Fix asymmetrical PLL enable and disable control
> clk: mediatek: Add configurable enable control to mtk_pll_data
> clk: mediatek: Add mtk_clk_simple_probe() to simplify clock providers
> clk: mediatek: Add MT8192 basic clocks support
> clk: mediatek: Add MT8192 audio clock support
> clk: mediatek: Add MT8192 camsys clock support
> clk: mediatek: Add MT8192 imgsys clock support
> clk: mediatek: Add MT8192 imp i2c wrapper clock support
> clk: mediatek: Add MT8192 ipesys clock support
> clk: mediatek: Add MT8192 mdpsys clock support
> clk: mediatek: Add MT8192 mfgcfg clock support
> clk: mediatek: Add MT8192 mmsys clock support
> clk: mediatek: Add MT8192 msdc clock support
> clk: mediatek: Add MT8192 scp adsp clock support
> clk: mediatek: Add MT8192 vdecsys clock support
> clk: mediatek: Add MT8192 vencsys clock support
>
> .../arm/mediatek/mediatek,apmixedsys.txt | 1 +
> .../bindings/arm/mediatek/mediatek,audsys.txt | 1 +
> .../bindings/arm/mediatek/mediatek,camsys.txt | 22 +
> .../bindings/arm/mediatek/mediatek,imgsys.txt | 2 +
> .../arm/mediatek/mediatek,imp_iic_wrap.yaml | 80 +
> .../arm/mediatek/mediatek,infracfg.txt | 1 +
> .../bindings/arm/mediatek/mediatek,ipesys.txt | 1 +
> .../arm/mediatek/mediatek,mdpsys.yaml | 40 +
> .../bindings/arm/mediatek/mediatek,mfgcfg.txt | 1 +
> .../bindings/arm/mediatek/mediatek,mmsys.txt | 1 +
> .../bindings/arm/mediatek/mediatek,msdc.yaml | 48 +
> .../arm/mediatek/mediatek,pericfg.yaml | 1 +
> .../arm/mediatek/mediatek,scp-adsp.yaml | 40 +
> .../arm/mediatek/mediatek,topckgen.txt | 1 +
> .../arm/mediatek/mediatek,vdecsys.txt | 8 +
> .../arm/mediatek/mediatek,vencsys.txt | 1 +
> drivers/clk/mediatek/Kconfig | 80 +
> drivers/clk/mediatek/Makefile | 13 +
> drivers/clk/mediatek/clk-mt8192-aud.c | 118 ++
> drivers/clk/mediatek/clk-mt8192-cam.c | 107 ++
> drivers/clk/mediatek/clk-mt8192-img.c | 70 +
> .../clk/mediatek/clk-mt8192-imp_iic_wrap.c | 119 ++
> drivers/clk/mediatek/clk-mt8192-ipe.c | 57 +
> drivers/clk/mediatek/clk-mt8192-mdp.c | 82 +
> drivers/clk/mediatek/clk-mt8192-mfg.c | 50 +
> drivers/clk/mediatek/clk-mt8192-mm.c | 108 ++
> drivers/clk/mediatek/clk-mt8192-msdc.c | 85 ++
> drivers/clk/mediatek/clk-mt8192-scp_adsp.c | 50 +
> drivers/clk/mediatek/clk-mt8192-vdec.c | 94 ++
> drivers/clk/mediatek/clk-mt8192-venc.c | 53 +
> drivers/clk/mediatek/clk-mt8192.c | 1326 +++++++++++++++++
> drivers/clk/mediatek/clk-mtk.c | 23 +
> drivers/clk/mediatek/clk-mtk.h | 28 +-
> drivers/clk/mediatek/clk-mux.c | 9 +-
> drivers/clk/mediatek/clk-mux.h | 18 +-
> drivers/clk/mediatek/clk-pll.c | 31 +-
> include/dt-bindings/clock/mt8192-clk.h | 585 ++++++++
> 37 files changed, 3335 insertions(+), 20 deletions(-)
> create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,imp_iic_wrap.yaml
> create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mdpsys.yaml
> create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,msdc.yaml
> create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,scp-adsp.yaml
> create mode 100644 drivers/clk/mediatek/clk-mt8192-aud.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-cam.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-img.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-imp_iic_wrap.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-ipe.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-mdp.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-mfg.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-mm.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-msdc.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-scp_adsp.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-vdec.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-venc.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192.c
> create mode 100644 include/dt-bindings/clock/mt8192-clk.h
>
> --
> 2.18.0
>
>
> _______________________________________________
> Linux-mediatek mailing list
> Linux-mediatek@lists.infradead.org
> https://urldefense.com/v3/__http://lists.infradead.org/mailman/listinfo/linux-mediatek__;!!CTRNKA9wMg0ARbw!yiC4Bd7Av9itRUTEQeBUWbH_wX08o2rIYTH0BJ_BljLXWzCPb2sYdGLjFLwWBdxKKU1e$
_______________________________________________
Linux-mediatek mailing list
Linux-mediatek@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-mediatek
WARNING: multiple messages have this Message-ID (diff)
From: 20181221120906 created <chun-jie.chen@mediatek.com>
To: Matthias Brugger <matthias.bgg@gmail.com>,
Rob Herring <robh@kernel.org>, Stephen Boyd <sboyd@kernel.org>,
Nicolas Boichat <drinkcat@chromium.org>
Cc: "linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"linux-mediatek@lists.infradead.org"
<linux-mediatek@lists.infradead.org>,
"linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>,
srv_heupstream <srv_heupstream@mediatek.com>,
Project_Global_Chrome_Upstream_Group
<Project_Global_Chrome_Upstream_Group@mediatek.com>
Subject: Re: [RESEND PATCH v7 00/22] Mediatek MT8192 clock support
Date: Thu, 8 Apr 2021 19:28:49 +0800 [thread overview]
Message-ID: <1617881329.6756.3.camel@mtksdccf07> (raw)
In-Reply-To: <20210324104110.13383-1-chun-jie.chen@mediatek.com>
On Wed, 2021-03-24 at 18:40 +0800, Chun-Jie Chen (陳浚桀) wrote:
Hi Maintainers,
Gentle pin for this patch series.
Thanks
> reason for resending v7:
> - add review history from series below
> [1] https://urldefense.com/v3/__https://patchwork.kernel.org/project/linux-mediatek/list/?series=405295__;!!CTRNKA9wMg0ARbw!yiC4Bd7Av9itRUTEQeBUWbH_wX08o2rIYTH0BJ_BljLXWzCPb2sYdGLjFLwWBXEY4iHa$
>
> change since v6:
> - update from series below
> [1] https://urldefense.com/v3/__https://patchwork.kernel.org/project/linux-mediatek/list/?series=405295__;!!CTRNKA9wMg0ARbw!yiC4Bd7Av9itRUTEQeBUWbH_wX08o2rIYTH0BJ_BljLXWzCPb2sYdGLjFLwWBXEY4iHa$
> - fix DT bindings fail
> - fix checkpatch warning
> - update mux ops without gate control
>
> change since v5:
> - remove unused clocks by rolling Tinghan's patches[1][2] into series
> [1] https://urldefense.com/v3/__https://patchwork.kernel.org/project/linux-mediatek/list/?series=398781__;!!CTRNKA9wMg0ARbw!yiC4Bd7Av9itRUTEQeBUWbH_wX08o2rIYTH0BJ_BljLXWzCPb2sYdGLjFLwWBS6llsNi$
> [2] https://urldefense.com/v3/__https://patchwork.kernel.org/project/linux-mediatek/list/?series=405143__;!!CTRNKA9wMg0ARbw!yiC4Bd7Av9itRUTEQeBUWbH_wX08o2rIYTH0BJ_BljLXWzCPb2sYdGLjFLwWBfBntgEt$
> - remove dts related patches from series
>
> change since v4:
> - merge some subsystem into same driver
> - add a generic probe function to reduce duplicated code
>
> changes since v3:
> - add critical clocks
> - split large patches into small ones
>
> changes since v2:
> - update and split dt-binding documents by functionalities
> - add error checking in probe() function
> - fix incorrect clock relation and add critical clocks
> - update license identifier and minor fix of coding style
>
> changes since v1:
> - fix asymmetrical control of PLL
> - have en_mask used as divider enable mask on all MediaTek SoC
>
> chun-jie.chen (22):
> dt-bindings: ARM: Mediatek: Add new document bindings of imp i2c
> wrapper controller
> dt-bindings: ARM: Mediatek: Add new document bindings of mdpsys
> controller
> dt-bindings: ARM: Mediatek: Add new document bindings of msdc
> controller
> dt-bindings: ARM: Mediatek: Add new document bindings of scp adsp
> controller
> dt-bindings: ARM: Mediatek: Document bindings of MT8192 clock
> controllers
> clk: mediatek: Add dt-bindings of MT8192 clocks
> clk: mediatek: Fix asymmetrical PLL enable and disable control
> clk: mediatek: Add configurable enable control to mtk_pll_data
> clk: mediatek: Add mtk_clk_simple_probe() to simplify clock providers
> clk: mediatek: Add MT8192 basic clocks support
> clk: mediatek: Add MT8192 audio clock support
> clk: mediatek: Add MT8192 camsys clock support
> clk: mediatek: Add MT8192 imgsys clock support
> clk: mediatek: Add MT8192 imp i2c wrapper clock support
> clk: mediatek: Add MT8192 ipesys clock support
> clk: mediatek: Add MT8192 mdpsys clock support
> clk: mediatek: Add MT8192 mfgcfg clock support
> clk: mediatek: Add MT8192 mmsys clock support
> clk: mediatek: Add MT8192 msdc clock support
> clk: mediatek: Add MT8192 scp adsp clock support
> clk: mediatek: Add MT8192 vdecsys clock support
> clk: mediatek: Add MT8192 vencsys clock support
>
> .../arm/mediatek/mediatek,apmixedsys.txt | 1 +
> .../bindings/arm/mediatek/mediatek,audsys.txt | 1 +
> .../bindings/arm/mediatek/mediatek,camsys.txt | 22 +
> .../bindings/arm/mediatek/mediatek,imgsys.txt | 2 +
> .../arm/mediatek/mediatek,imp_iic_wrap.yaml | 80 +
> .../arm/mediatek/mediatek,infracfg.txt | 1 +
> .../bindings/arm/mediatek/mediatek,ipesys.txt | 1 +
> .../arm/mediatek/mediatek,mdpsys.yaml | 40 +
> .../bindings/arm/mediatek/mediatek,mfgcfg.txt | 1 +
> .../bindings/arm/mediatek/mediatek,mmsys.txt | 1 +
> .../bindings/arm/mediatek/mediatek,msdc.yaml | 48 +
> .../arm/mediatek/mediatek,pericfg.yaml | 1 +
> .../arm/mediatek/mediatek,scp-adsp.yaml | 40 +
> .../arm/mediatek/mediatek,topckgen.txt | 1 +
> .../arm/mediatek/mediatek,vdecsys.txt | 8 +
> .../arm/mediatek/mediatek,vencsys.txt | 1 +
> drivers/clk/mediatek/Kconfig | 80 +
> drivers/clk/mediatek/Makefile | 13 +
> drivers/clk/mediatek/clk-mt8192-aud.c | 118 ++
> drivers/clk/mediatek/clk-mt8192-cam.c | 107 ++
> drivers/clk/mediatek/clk-mt8192-img.c | 70 +
> .../clk/mediatek/clk-mt8192-imp_iic_wrap.c | 119 ++
> drivers/clk/mediatek/clk-mt8192-ipe.c | 57 +
> drivers/clk/mediatek/clk-mt8192-mdp.c | 82 +
> drivers/clk/mediatek/clk-mt8192-mfg.c | 50 +
> drivers/clk/mediatek/clk-mt8192-mm.c | 108 ++
> drivers/clk/mediatek/clk-mt8192-msdc.c | 85 ++
> drivers/clk/mediatek/clk-mt8192-scp_adsp.c | 50 +
> drivers/clk/mediatek/clk-mt8192-vdec.c | 94 ++
> drivers/clk/mediatek/clk-mt8192-venc.c | 53 +
> drivers/clk/mediatek/clk-mt8192.c | 1326 +++++++++++++++++
> drivers/clk/mediatek/clk-mtk.c | 23 +
> drivers/clk/mediatek/clk-mtk.h | 28 +-
> drivers/clk/mediatek/clk-mux.c | 9 +-
> drivers/clk/mediatek/clk-mux.h | 18 +-
> drivers/clk/mediatek/clk-pll.c | 31 +-
> include/dt-bindings/clock/mt8192-clk.h | 585 ++++++++
> 37 files changed, 3335 insertions(+), 20 deletions(-)
> create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,imp_iic_wrap.yaml
> create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mdpsys.yaml
> create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,msdc.yaml
> create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,scp-adsp.yaml
> create mode 100644 drivers/clk/mediatek/clk-mt8192-aud.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-cam.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-img.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-imp_iic_wrap.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-ipe.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-mdp.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-mfg.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-mm.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-msdc.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-scp_adsp.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-vdec.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192-venc.c
> create mode 100644 drivers/clk/mediatek/clk-mt8192.c
> create mode 100644 include/dt-bindings/clock/mt8192-clk.h
>
> --
> 2.18.0
>
>
> _______________________________________________
> Linux-mediatek mailing list
> Linux-mediatek@lists.infradead.org
> https://urldefense.com/v3/__http://lists.infradead.org/mailman/listinfo/linux-mediatek__;!!CTRNKA9wMg0ARbw!yiC4Bd7Av9itRUTEQeBUWbH_wX08o2rIYTH0BJ_BljLXWzCPb2sYdGLjFLwWBdxKKU1e$
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2021-04-08 11:30 UTC|newest]
Thread overview: 57+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-03-24 10:40 [RESEND PATCH v7 00/22] Mediatek MT8192 clock support chun-jie.chen
2021-03-24 10:40 ` chun-jie.chen
2021-03-24 10:40 ` [RESEND PATCH v7 01/22] dt-bindings: ARM: Mediatek: Add new document bindings of imp i2c wrapper controller chun-jie.chen
2021-03-24 10:40 ` chun-jie.chen
2021-04-30 1:42 ` Stephen Boyd
2021-04-30 1:42 ` Stephen Boyd
2021-05-05 11:23 ` Chun-Jie Chen
2021-05-05 11:23 ` Chun-Jie Chen
2021-03-24 10:40 ` [RESEND PATCH v7 02/22] dt-bindings: ARM: Mediatek: Add new document bindings of mdpsys controller chun-jie.chen
2021-03-24 10:40 ` chun-jie.chen
2021-03-24 10:40 ` [RESEND PATCH v7 03/22] dt-bindings: ARM: Mediatek: Add new document bindings of msdc controller chun-jie.chen
2021-03-24 10:40 ` chun-jie.chen
2021-03-24 10:40 ` [RESEND PATCH v7 04/22] dt-bindings: ARM: Mediatek: Add new document bindings of scp adsp controller chun-jie.chen
2021-03-24 10:40 ` chun-jie.chen
2021-03-24 10:40 ` [RESEND PATCH v7 05/22] dt-bindings: ARM: Mediatek: Document bindings of MT8192 clock controllers chun-jie.chen
2021-03-24 10:40 ` chun-jie.chen
2021-03-24 10:40 ` [RESEND PATCH v7 06/22] clk: mediatek: Add dt-bindings of MT8192 clocks chun-jie.chen
2021-03-24 10:40 ` chun-jie.chen
2021-03-24 10:40 ` [RESEND PATCH v7 07/22] clk: mediatek: Fix asymmetrical PLL enable and disable control chun-jie.chen
2021-03-24 10:40 ` chun-jie.chen
2021-03-24 10:40 ` [RESEND PATCH v7 08/22] clk: mediatek: Add configurable enable control to mtk_pll_data chun-jie.chen
2021-03-24 10:40 ` chun-jie.chen
2021-03-24 10:40 ` [RESEND PATCH v7 09/22] clk: mediatek: Add mtk_clk_simple_probe() to simplify clock providers chun-jie.chen
2021-03-24 10:40 ` chun-jie.chen
2021-03-24 10:40 ` [RESEND PATCH v7 10/22] clk: mediatek: Add MT8192 basic clocks support chun-jie.chen
2021-03-24 10:40 ` chun-jie.chen
2021-03-24 10:40 ` [RESEND PATCH v7 11/22] clk: mediatek: Add MT8192 audio clock support chun-jie.chen
2021-03-24 10:40 ` chun-jie.chen
2021-03-24 10:41 ` [RESEND PATCH v7 12/22] clk: mediatek: Add MT8192 camsys " chun-jie.chen
2021-03-24 10:41 ` chun-jie.chen
2021-03-24 10:41 ` [RESEND PATCH v7 13/22] clk: mediatek: Add MT8192 imgsys " chun-jie.chen
2021-03-24 10:41 ` chun-jie.chen
2021-03-24 10:41 ` [RESEND PATCH v7 14/22] clk: mediatek: Add MT8192 imp i2c wrapper " chun-jie.chen
2021-03-24 10:41 ` chun-jie.chen
2021-03-24 10:41 ` [RESEND PATCH v7 15/22] clk: mediatek: Add MT8192 ipesys " chun-jie.chen
2021-03-24 10:41 ` chun-jie.chen
2021-03-24 10:41 ` [RESEND PATCH v7 16/22] clk: mediatek: Add MT8192 mdpsys " chun-jie.chen
2021-03-24 10:41 ` chun-jie.chen
2021-03-24 10:41 ` [RESEND PATCH v7 17/22] clk: mediatek: Add MT8192 mfgcfg " chun-jie.chen
2021-03-24 10:41 ` chun-jie.chen
2021-03-24 10:41 ` [RESEND PATCH v7 18/22] clk: mediatek: Add MT8192 mmsys " chun-jie.chen
2021-03-24 10:41 ` chun-jie.chen
2021-03-24 10:41 ` [RESEND PATCH v7 19/22] clk: mediatek: Add MT8192 msdc " chun-jie.chen
2021-03-24 10:41 ` chun-jie.chen
2021-03-24 10:41 ` [RESEND PATCH v7 20/22] clk: mediatek: Add MT8192 scp adsp " chun-jie.chen
2021-03-24 10:41 ` chun-jie.chen
2021-03-24 10:41 ` [RESEND PATCH v7 21/22] clk: mediatek: Add MT8192 vdecsys " chun-jie.chen
2021-03-24 10:41 ` chun-jie.chen
2021-03-24 10:41 ` [RESEND PATCH v7 22/22] clk: mediatek: Add MT8192 vencsys " chun-jie.chen
2021-03-24 10:41 ` chun-jie.chen
2021-04-08 11:28 ` 20181221120906 created [this message]
2021-04-08 11:28 ` [RESEND PATCH v7 00/22] Mediatek MT8192 " 20181221120906 created
2021-04-28 6:44 ` Ikjoon Jang
2021-04-28 6:44 ` Ikjoon Jang
2021-04-28 6:44 ` Ikjoon Jang
2021-05-05 6:58 ` Chun-Jie Chen
2021-05-05 6:58 ` Chun-Jie Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1617881329.6756.3.camel@mtksdccf07 \
--to=chun-jie.chen@mediatek.com \
--cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
--cc=drinkcat@chromium.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=srv_heupstream@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.