From: kbuild test robot <fengguang.wu@intel.com>
To: Mars Cheng <mars.cheng@mediatek.com>
Cc: kbuild-all@01.org, Matthias Brugger <matthias.bgg@gmail.com>,
Rob Herring <robh+dt@kernel.org>,
Marc Zyngier <marc.zyngier@arm.com>,
Ryder Lee <ryder.lee@mediatek.com>,
Stephen Boyd <sboyd@kernel.org>,
Sean Wang <sean.wang@mediatek.com>,
CC Hwang <cc.hwang@mediatek.com>,
Loda Chou <loda.chou@mediatek.com>,
linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org,
devicetree@vger.kernel.org, wsd_upstream@mediatek.com,
linux-serial@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org,
Owen Chen <owen.chen@mediatek.com>,
Mars Cheng <mars.cheng@mediatek.com>
Subject: [RFC PATCH] clk: mediatek: cksys_base can be static
Date: Wed, 18 Jul 2018 02:52:49 +0800 [thread overview]
Message-ID: <20180717185249.GA144124@lkp-hsx02> (raw)
In-Reply-To: <1531817552-17221-11-git-send-email-mars.cheng@mediatek.com>
Fixes: 3cff52bad99d ("clk: mediatek: Add MT6765 clock support")
Signed-off-by: kbuild test robot <fengguang.wu@intel.com>
---
clk-mt6765.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/clk/mediatek/clk-mt6765.c b/drivers/clk/mediatek/clk-mt6765.c
index 7b360b9..2f90511 100644
--- a/drivers/clk/mediatek/clk-mt6765.c
+++ b/drivers/clk/mediatek/clk-mt6765.c
@@ -33,8 +33,8 @@
static DEFINE_SPINLOCK(mt6765_clk_lock);
/* Total 12 subsys */
-void __iomem *cksys_base;
-void __iomem *apmixed_base;
+static void __iomem *cksys_base;
+static void __iomem *apmixed_base;
/* CKSYS */
#define CLK_SCP_CFG_0 (cksys_base + 0x200)
WARNING: multiple messages have this Message-ID (diff)
From: kbuild test robot <fengguang.wu@intel.com>
Cc: kbuild-all@01.org, Matthias Brugger <matthias.bgg@gmail.com>,
Rob Herring <robh+dt@kernel.org>,
Marc Zyngier <marc.zyngier@arm.com>,
Ryder Lee <ryder.lee@mediatek.com>,
Stephen Boyd <sboyd@kernel.org>,
Sean Wang <sean.wang@mediatek.com>,
CC Hwang <cc.hwang@mediatek.com>,
Loda Chou <loda.chou@mediatek.com>,
linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org,
devicetree@vger.kernel.org, wsd_upstream@mediatek.com,
linux-serial@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org,
Owen Chen <owen.chen@mediatek.com>,
Mars Cheng <mars.cheng@mediatek.com>
Subject: [RFC PATCH] clk: mediatek: cksys_base can be static
Date: Wed, 18 Jul 2018 02:52:49 +0800 [thread overview]
Message-ID: <20180717185249.GA144124@lkp-hsx02> (raw)
In-Reply-To: <1531817552-17221-11-git-send-email-mars.cheng@mediatek.com>
Fixes: 3cff52bad99d ("clk: mediatek: Add MT6765 clock support")
Signed-off-by: kbuild test robot <fengguang.wu@intel.com>
---
clk-mt6765.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/clk/mediatek/clk-mt6765.c b/drivers/clk/mediatek/clk-mt6765.c
index 7b360b9..2f90511 100644
--- a/drivers/clk/mediatek/clk-mt6765.c
+++ b/drivers/clk/mediatek/clk-mt6765.c
@@ -33,8 +33,8 @@
static DEFINE_SPINLOCK(mt6765_clk_lock);
/* Total 12 subsys */
-void __iomem *cksys_base;
-void __iomem *apmixed_base;
+static void __iomem *cksys_base;
+static void __iomem *apmixed_base;
/* CKSYS */
#define CLK_SCP_CFG_0 (cksys_base + 0x200)
WARNING: multiple messages have this Message-ID (diff)
From: fengguang.wu@intel.com (kbuild test robot)
To: linux-arm-kernel@lists.infradead.org
Subject: [RFC PATCH] clk: mediatek: cksys_base can be static
Date: Wed, 18 Jul 2018 02:52:49 +0800 [thread overview]
Message-ID: <20180717185249.GA144124@lkp-hsx02> (raw)
In-Reply-To: <1531817552-17221-11-git-send-email-mars.cheng@mediatek.com>
Fixes: 3cff52bad99d ("clk: mediatek: Add MT6765 clock support")
Signed-off-by: kbuild test robot <fengguang.wu@intel.com>
---
clk-mt6765.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/clk/mediatek/clk-mt6765.c b/drivers/clk/mediatek/clk-mt6765.c
index 7b360b9..2f90511 100644
--- a/drivers/clk/mediatek/clk-mt6765.c
+++ b/drivers/clk/mediatek/clk-mt6765.c
@@ -33,8 +33,8 @@
static DEFINE_SPINLOCK(mt6765_clk_lock);
/* Total 12 subsys */
-void __iomem *cksys_base;
-void __iomem *apmixed_base;
+static void __iomem *cksys_base;
+static void __iomem *apmixed_base;
/* CKSYS */
#define CLK_SCP_CFG_0 (cksys_base + 0x200)
next prev parent reply other threads:[~2018-07-17 18:53 UTC|newest]
Thread overview: 96+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-07-17 8:52 [PATCH v5 0/11] Add basic SoC support for mt6765 Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` [PATCH v5 01/11] dt-bindings: clock: mediatek: document clk bindings for Mediatek MT6765 SoC Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-20 17:43 ` Rob Herring
2018-07-20 17:43 ` Rob Herring
2018-08-13 9:12 ` Owen Chen
2018-08-13 9:12 ` Owen Chen
2018-08-13 9:12 ` Owen Chen
2018-07-17 8:52 ` [PATCH v5 02/11] dt-bindings: mediatek: Add smi dts binding " Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-20 17:44 ` Rob Herring
2018-07-20 17:44 ` Rob Herring
2018-07-17 8:52 ` [PATCH v5 03/11] dt-bindings: mediatek: add MT6765 power dt-bindings Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-20 17:45 ` Rob Herring
2018-07-20 17:45 ` Rob Herring
2018-07-17 8:52 ` [PATCH v5 04/11] soc: mediatek: add MT6765 scpsys support Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 13:00 ` Sean Wang
2018-07-17 13:00 ` Sean Wang
2018-07-17 13:00 ` Sean Wang
2018-07-18 8:54 ` Mars Cheng
2018-07-18 8:54 ` Mars Cheng
2018-07-18 8:54 ` Mars Cheng
2018-07-20 17:46 ` Rob Herring
2018-07-20 17:46 ` Rob Herring
2018-07-17 8:52 ` [PATCH v5 05/11] clk: mediatek: add mt6765 clock IDs Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 10:24 ` Matthias Brugger
2018-07-17 10:24 ` Matthias Brugger
2018-07-18 4:23 ` Mars Cheng
2018-07-18 4:23 ` Mars Cheng
2018-07-18 4:23 ` Mars Cheng
2018-07-17 8:52 ` [PATCH v5 06/11] soc: mediatek: add new flow for mtcmos power Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 15:49 ` kbuild test robot
2018-07-17 15:49 ` kbuild test robot
2018-07-17 15:49 ` kbuild test robot
2018-07-17 18:19 ` [RFC PATCH] soc: mediatek: bus_ctrl_set_release() can be static kbuild test robot
2018-07-17 18:19 ` kbuild test robot
2018-07-17 18:19 ` kbuild test robot
2018-07-17 18:19 ` [PATCH v5 06/11] soc: mediatek: add new flow for mtcmos power kbuild test robot
2018-07-17 18:19 ` kbuild test robot
2018-07-17 18:19 ` kbuild test robot
2018-07-17 20:36 ` kbuild test robot
2018-07-17 20:36 ` kbuild test robot
2018-07-17 20:36 ` kbuild test robot
2018-07-18 14:50 ` Matthias Brugger
2018-07-18 14:50 ` Matthias Brugger
2018-07-25 9:42 ` Owen Chen
2018-07-25 9:42 ` Owen Chen
2018-07-25 9:42 ` Owen Chen
2018-07-17 8:52 ` [PATCH v5 07/11] soc: mediatek: add MT6765 subdomain support Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` Mars Cheng
[not found] ` <ce7724590f4e4551be88b76a7355738c@MTKMBS31N1.mediatek.inc>
2018-07-25 9:07 ` Yong Wu
2018-07-25 9:07 ` Yong Wu
2018-07-25 9:16 ` FW: " Yong Wu
2018-07-17 8:52 ` [PATCH v5 08/11] clk: mediatek: fix pll setting Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` [PATCH v5 09/11] clk: mediatek: add new clkmux register API Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-19 6:57 ` Sean Wang
2018-07-19 6:57 ` Sean Wang
2018-07-19 6:57 ` Sean Wang
2018-08-13 9:09 ` Owen Chen
2018-08-13 9:09 ` Owen Chen
2018-08-13 9:09 ` Owen Chen
2018-07-17 8:52 ` [PATCH v5 10/11] clk: mediatek: Add MT6765 clock support Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 16:09 ` kbuild test robot
2018-07-17 16:09 ` kbuild test robot
2018-07-17 16:09 ` kbuild test robot
2018-07-17 18:52 ` kbuild test robot
2018-07-17 18:52 ` kbuild test robot
2018-07-17 18:52 ` kbuild test robot
2018-07-17 18:52 ` kbuild test robot [this message]
2018-07-17 18:52 ` [RFC PATCH] clk: mediatek: cksys_base can be static kbuild test robot
2018-07-17 18:52 ` kbuild test robot
2018-07-17 8:52 ` [PATCH v5 11/11] arm64: dts: mediatek: add mt6765 support Mars Cheng
2018-07-17 8:52 ` Mars Cheng
2018-07-17 8:52 ` Mars Cheng
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180717185249.GA144124@lkp-hsx02 \
--to=fengguang.wu@intel.com \
--cc=cc.hwang@mediatek.com \
--cc=devicetree@vger.kernel.org \
--cc=kbuild-all@01.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=linux-serial@vger.kernel.org \
--cc=loda.chou@mediatek.com \
--cc=marc.zyngier@arm.com \
--cc=mars.cheng@mediatek.com \
--cc=matthias.bgg@gmail.com \
--cc=owen.chen@mediatek.com \
--cc=robh+dt@kernel.org \
--cc=ryder.lee@mediatek.com \
--cc=sboyd@kernel.org \
--cc=sean.wang@mediatek.com \
--cc=wsd_upstream@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.