From: Jorge Sanjuan <jorge.sanjuan@codethink.co.uk> To: lgirdwood@gmail.com, broonie@kernel.org Cc: linux-kernel@lists.codethink.co.uk, alsa-devel@alsa-project.org, linux-kernel@vger.kernel.org, jonathanh@nvidia.com, thierry.reding@gmail.com, linux-tegra@vger.kernel.org Subject: [PATCH 1/4] ASoC: tegra: i2s: Fix typo/broken macro Date: Fri, 27 Jul 2018 13:59:28 +0100 [thread overview] Message-ID: <20180727125931.9794-2-jorge.sanjuan@codethink.co.uk> (raw) In-Reply-To: <20180727125931.9794-1-jorge.sanjuan@codethink.co.uk> From: Edward Cragg <edward.cragg@codethink.co.uk> Fix typo in macro TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK. Signed-off-by: Edward Cragg <edward.cragg@codethink.co.uk> Signed-off-by: Jorge Sanjuan <jorge.sanjuan@codethink.co.uk> --- sound/soc/tegra/tegra30_i2s.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/sound/soc/tegra/tegra30_i2s.h b/sound/soc/tegra/tegra30_i2s.h index 774fc6ad2026..2e561e946de2 100644 --- a/sound/soc/tegra/tegra30_i2s.h +++ b/sound/soc/tegra/tegra30_i2s.h @@ -173,7 +173,7 @@ /* Number of slots in frame, minus 1 */ #define TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_SHIFT 16 #define TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK_US 7 -#define TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK (TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOT_MASK_US << TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOT_SHIFT) +#define TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK (TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK_US << TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_SHIFT) /* TDM mode slot enable bitmask */ #define TEGRA30_I2S_SLOT_CTRL_RX_SLOT_ENABLES_SHIFT 8 -- 2.11.0
WARNING: multiple messages have this Message-ID (diff)
From: Jorge Sanjuan <jorge.sanjuan@codethink.co.uk> To: lgirdwood@gmail.com, broonie@kernel.org Cc: jonathanh@nvidia.com, thierry.reding@gmail.com, alsa-devel@alsa-project.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-kernel@lists.codethink.co.uk Subject: [PATCH 1/4] ASoC: tegra: i2s: Fix typo/broken macro Date: Fri, 27 Jul 2018 13:59:28 +0100 [thread overview] Message-ID: <20180727125931.9794-2-jorge.sanjuan@codethink.co.uk> (raw) In-Reply-To: <20180727125931.9794-1-jorge.sanjuan@codethink.co.uk> From: Edward Cragg <edward.cragg@codethink.co.uk> Fix typo in macro TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK. Signed-off-by: Edward Cragg <edward.cragg@codethink.co.uk> Signed-off-by: Jorge Sanjuan <jorge.sanjuan@codethink.co.uk> --- sound/soc/tegra/tegra30_i2s.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/sound/soc/tegra/tegra30_i2s.h b/sound/soc/tegra/tegra30_i2s.h index 774fc6ad2026..2e561e946de2 100644 --- a/sound/soc/tegra/tegra30_i2s.h +++ b/sound/soc/tegra/tegra30_i2s.h @@ -173,7 +173,7 @@ /* Number of slots in frame, minus 1 */ #define TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_SHIFT 16 #define TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK_US 7 -#define TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK (TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOT_MASK_US << TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOT_SHIFT) +#define TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK (TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_MASK_US << TEGRA30_I2S_SLOT_CTRL_TOTAL_SLOTS_SHIFT) /* TDM mode slot enable bitmask */ #define TEGRA30_I2S_SLOT_CTRL_RX_SLOT_ENABLES_SHIFT 8 -- 2.11.0
next prev parent reply other threads:[~2018-07-27 12:59 UTC|newest] Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top 2018-07-27 12:59 [PATCH 0/4] ASoC: Tegra30 TDM support Jorge Sanjuan 2018-07-27 12:59 ` Jorge Sanjuan 2018-07-27 12:59 ` Jorge Sanjuan [this message] 2018-07-27 12:59 ` [PATCH 1/4] ASoC: tegra: i2s: Fix typo/broken macro Jorge Sanjuan 2018-07-30 8:58 ` Jon Hunter 2018-07-30 8:58 ` Jon Hunter 2018-07-30 11:04 ` Applied "ASoC: tegra: i2s: Fix typo/broken macro" to the asoc tree Mark Brown 2018-07-30 11:04 ` Mark Brown 2018-07-30 11:04 ` Mark Brown 2018-07-27 12:59 ` [PATCH 2/4] ASoC: tegra: Add a TDM configuration callback Jorge Sanjuan 2018-07-30 8:49 ` Mark Brown 2018-07-30 8:49 ` Mark Brown 2018-07-30 9:04 ` Ben Dooks 2018-07-30 9:04 ` [alsa-devel] " Ben Dooks 2018-07-30 9:31 ` Jon Hunter 2018-07-30 9:31 ` Jon Hunter 2018-07-30 10:18 ` Mark Brown 2018-07-30 10:18 ` Mark Brown 2018-07-30 14:04 ` Jon Hunter 2018-07-30 14:04 ` Jon Hunter 2018-07-30 14:15 ` Jon Hunter 2018-07-30 14:15 ` Jon Hunter 2018-07-30 15:07 ` Mark Brown 2018-07-30 15:07 ` Mark Brown 2018-07-30 17:39 ` [Linux-kernel] " Ben Dooks 2018-07-30 17:39 ` Ben Dooks 2018-07-27 12:59 ` [PATCH 3/4] ASoC: tegra: Allow 32-bit and 24-bit samples Jorge Sanjuan 2018-07-27 12:59 ` Jorge Sanjuan 2018-07-28 22:28 ` kbuild test robot 2018-07-28 22:28 ` kbuild test robot 2018-07-29 9:21 ` Ben Dooks 2018-07-29 9:21 ` [Linux-kernel] " Ben Dooks 2018-07-27 12:59 ` [PATCH 4/4] ASoC: tegra: i2s: Add support for more than 2 channels Jorge Sanjuan 2018-07-30 9:46 ` Jon Hunter 2018-07-30 9:46 ` Jon Hunter 2018-07-30 10:21 ` Mark Brown 2018-07-30 17:22 ` [PATCH 0/4] ASoC: Tegra30 TDM support Ben Dooks 2018-07-30 17:22 ` [Linux-kernel] " Ben Dooks
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20180727125931.9794-2-jorge.sanjuan@codethink.co.uk \ --to=jorge.sanjuan@codethink.co.uk \ --cc=alsa-devel@alsa-project.org \ --cc=broonie@kernel.org \ --cc=jonathanh@nvidia.com \ --cc=lgirdwood@gmail.com \ --cc=linux-kernel@lists.codethink.co.uk \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-tegra@vger.kernel.org \ --cc=thierry.reding@gmail.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.