From: Phong Tran <tranmanphong@gmail.com> To: mark.rutland@arm.com, kstewart@linuxfoundation.org, songliubraving@fb.com, andrew@lunn.ch, peterz@infradead.org, nsekhar@ti.com, ast@kernel.org, jolsa@redhat.com, netdev@vger.kernel.org, gerg@uclinux.org, lorenzo.pieralisi@arm.com, will@kernel.org, linux-samsung-soc@vger.kernel.org, daniel@iogearbox.net, tranmanphong@gmail.com, festevam@gmail.com, gregory.clement@bootlin.com, allison@lohutok.net, linux@armlinux.org.uk, krzk@kernel.org, haojian.zhuang@gmail.com, bgolaszewski@baylibre.com, tony@atomide.com, mingo@redhat.com, linux-imx@nxp.com, yhs@fb.com, sebastian.hesselbarth@gmail.com, illusionist.neo@gmail.com, jason@lakedaemon.net, liviu.dudau@arm.com, s.hauer@pengutronix.de, acme@kernel.org, lkundrak@v3.sk, robert.jarzmik@free.fr, dmg@turingmachine.org, swinslow@gmail.com, namhyung@kernel.org, tglx@linutronix.de, linux-omap@vger.kernel.org, alexander.sverdlin@gmail.com, linux-arm-kernel@lists.infradead.org, info@metux.net, gregkh@linuxfoundation.org, linux-kernel@vger.kernel.org, alexander.shishkin@linux.intel.com, hsweeten@visionengravers.com, kgene@kernel.org, kernel@pengutronix.de, sudeep.holla@arm.com, bpf@vger.kernel.org, shawnguo@kernel.org, kafai@fb.com, daniel@zonque.org Subject: [PATCH 08/15] ARM: mmp: cleanup cppcheck shifting errors Date: Sun, 23 Jun 2019 22:13:06 +0700 [thread overview] Message-ID: <20190623151313.970-9-tranmanphong@gmail.com> (raw) In-Reply-To: <20190623151313.970-1-tranmanphong@gmail.com> [arch/arm/mach-mmp/pm-mmp2.c:121]: (error) Shifting signed 32-bit value by 31 bits is undefined behaviour [arch/arm/mach-mmp/pm-mmp2.c:136]: (error) Shifting signed 32-bit value by 31 bits is undefined behaviour [arch/arm/mach-mmp/pm-mmp2.c:244]: (error) Shifting signed 32-bit value by 31 bits is undefined behaviour [arch/arm/mach-mmp/pm-pxa910.c:141]: (error) Shifting signed 32-bit value by 31 bits is undefined behaviour [arch/arm/mach-mmp/pm-pxa910.c:159]: (error) Shifting signed 32-bit value by 31 bits is undefined behaviour Signed-off-by: Phong Tran <tranmanphong@gmail.com> --- arch/arm/mach-mmp/pm-mmp2.h | 40 +++++++++++------------ arch/arm/mach-mmp/pm-pxa910.h | 76 +++++++++++++++++++++---------------------- 2 files changed, 58 insertions(+), 58 deletions(-) diff --git a/arch/arm/mach-mmp/pm-mmp2.h b/arch/arm/mach-mmp/pm-mmp2.h index 70299a9450d3..87fd1c81547d 100644 --- a/arch/arm/mach-mmp/pm-mmp2.h +++ b/arch/arm/mach-mmp/pm-mmp2.h @@ -12,37 +12,37 @@ #include "addr-map.h" #define APMU_PJ_IDLE_CFG APMU_REG(0x018) -#define APMU_PJ_IDLE_CFG_PJ_IDLE (1 << 1) -#define APMU_PJ_IDLE_CFG_PJ_PWRDWN (1 << 5) +#define APMU_PJ_IDLE_CFG_PJ_IDLE (1U << 1) +#define APMU_PJ_IDLE_CFG_PJ_PWRDWN (1U << 5) #define APMU_PJ_IDLE_CFG_PWR_SW(x) ((x) << 16) -#define APMU_PJ_IDLE_CFG_L2_PWR_SW (1 << 19) +#define APMU_PJ_IDLE_CFG_L2_PWR_SW (1U << 19) #define APMU_PJ_IDLE_CFG_ISO_MODE_CNTRL_MASK (3 << 28) #define APMU_SRAM_PWR_DWN APMU_REG(0x08c) #define MPMU_SCCR MPMU_REG(0x038) #define MPMU_PCR_PJ MPMU_REG(0x1000) -#define MPMU_PCR_PJ_AXISD (1 << 31) -#define MPMU_PCR_PJ_SLPEN (1 << 29) -#define MPMU_PCR_PJ_SPSD (1 << 28) -#define MPMU_PCR_PJ_DDRCORSD (1 << 27) -#define MPMU_PCR_PJ_APBSD (1 << 26) -#define MPMU_PCR_PJ_INTCLR (1 << 24) -#define MPMU_PCR_PJ_SLPWP0 (1 << 23) -#define MPMU_PCR_PJ_SLPWP1 (1 << 22) -#define MPMU_PCR_PJ_SLPWP2 (1 << 21) -#define MPMU_PCR_PJ_SLPWP3 (1 << 20) -#define MPMU_PCR_PJ_VCTCXOSD (1 << 19) -#define MPMU_PCR_PJ_SLPWP4 (1 << 18) -#define MPMU_PCR_PJ_SLPWP5 (1 << 17) -#define MPMU_PCR_PJ_SLPWP6 (1 << 16) -#define MPMU_PCR_PJ_SLPWP7 (1 << 15) +#define MPMU_PCR_PJ_AXISD (1U << 31) +#define MPMU_PCR_PJ_SLPEN (1U << 29) +#define MPMU_PCR_PJ_SPSD (1U << 28) +#define MPMU_PCR_PJ_DDRCORSD (1U << 27) +#define MPMU_PCR_PJ_APBSD (1U << 26) +#define MPMU_PCR_PJ_INTCLR (1U << 24) +#define MPMU_PCR_PJ_SLPWP0 (1U << 23) +#define MPMU_PCR_PJ_SLPWP1 (1U << 22) +#define MPMU_PCR_PJ_SLPWP2 (1U << 21) +#define MPMU_PCR_PJ_SLPWP3 (1U << 20) +#define MPMU_PCR_PJ_VCTCXOSD (1U << 19) +#define MPMU_PCR_PJ_SLPWP4 (1U << 18) +#define MPMU_PCR_PJ_SLPWP5 (1U << 17) +#define MPMU_PCR_PJ_SLPWP6 (1U << 16) +#define MPMU_PCR_PJ_SLPWP7 (1U << 15) #define MPMU_PLL2_CTRL1 MPMU_REG(0x0414) #define MPMU_CGR_PJ MPMU_REG(0x1024) #define MPMU_WUCRM_PJ MPMU_REG(0x104c) -#define MPMU_WUCRM_PJ_WAKEUP(x) (1 << (x)) -#define MPMU_WUCRM_PJ_RTC_ALARM (1 << 17) +#define MPMU_WUCRM_PJ_WAKEUP(x) (1U << (x)) +#define MPMU_WUCRM_PJ_RTC_ALARM (1U << 17) enum { POWER_MODE_ACTIVE = 0, diff --git a/arch/arm/mach-mmp/pm-pxa910.h b/arch/arm/mach-mmp/pm-pxa910.h index 8e6344adaf51..0958cde1ca6e 100644 --- a/arch/arm/mach-mmp/pm-pxa910.h +++ b/arch/arm/mach-mmp/pm-pxa910.h @@ -10,54 +10,54 @@ #define __PXA910_PM_H__ #define APMU_MOH_IDLE_CFG APMU_REG(0x0018) -#define APMU_MOH_IDLE_CFG_MOH_IDLE (1 << 1) -#define APMU_MOH_IDLE_CFG_MOH_PWRDWN (1 << 5) -#define APMU_MOH_IDLE_CFG_MOH_SRAM_PWRDWN (1 << 6) +#define APMU_MOH_IDLE_CFG_MOH_IDLE (1U << 1) +#define APMU_MOH_IDLE_CFG_MOH_PWRDWN (1U << 5) +#define APMU_MOH_IDLE_CFG_MOH_SRAM_PWRDWN (1U << 6) #define APMU_MOH_IDLE_CFG_MOH_PWR_SW(x) (((x) & 0x3) << 16) #define APMU_MOH_IDLE_CFG_MOH_L2_PWR_SW(x) (((x) & 0x3) << 18) -#define APMU_MOH_IDLE_CFG_MOH_DIS_MC_SW_REQ (1 << 21) -#define APMU_MOH_IDLE_CFG_MOH_MC_WAKE_EN (1 << 20) +#define APMU_MOH_IDLE_CFG_MOH_DIS_MC_SW_REQ (1U << 21) +#define APMU_MOH_IDLE_CFG_MOH_MC_WAKE_EN (1U << 20) #define APMU_SQU_CLK_GATE_CTRL APMU_REG(0x001c) #define APMU_MC_HW_SLP_TYPE APMU_REG(0x00b0) #define MPMU_FCCR MPMU_REG(0x0008) #define MPMU_APCR MPMU_REG(0x1000) -#define MPMU_APCR_AXISD (1 << 31) -#define MPMU_APCR_DSPSD (1 << 30) -#define MPMU_APCR_SLPEN (1 << 29) -#define MPMU_APCR_DTCMSD (1 << 28) -#define MPMU_APCR_DDRCORSD (1 << 27) -#define MPMU_APCR_APBSD (1 << 26) -#define MPMU_APCR_BBSD (1 << 25) -#define MPMU_APCR_SLPWP0 (1 << 23) -#define MPMU_APCR_SLPWP1 (1 << 22) -#define MPMU_APCR_SLPWP2 (1 << 21) -#define MPMU_APCR_SLPWP3 (1 << 20) -#define MPMU_APCR_VCTCXOSD (1 << 19) -#define MPMU_APCR_SLPWP4 (1 << 18) -#define MPMU_APCR_SLPWP5 (1 << 17) -#define MPMU_APCR_SLPWP6 (1 << 16) -#define MPMU_APCR_SLPWP7 (1 << 15) -#define MPMU_APCR_MSASLPEN (1 << 14) -#define MPMU_APCR_STBYEN (1 << 13) +#define MPMU_APCR_AXISD (1U << 31) +#define MPMU_APCR_DSPSD (1U << 30) +#define MPMU_APCR_SLPEN (1U << 29) +#define MPMU_APCR_DTCMSD (1U << 28) +#define MPMU_APCR_DDRCORSD (1U << 27) +#define MPMU_APCR_APBSD (1U << 26) +#define MPMU_APCR_BBSD (1U << 25) +#define MPMU_APCR_SLPWP0 (1U << 23) +#define MPMU_APCR_SLPWP1 (1U << 22) +#define MPMU_APCR_SLPWP2 (1U << 21) +#define MPMU_APCR_SLPWP3 (1U << 20) +#define MPMU_APCR_VCTCXOSD (1U << 19) +#define MPMU_APCR_SLPWP4 (1U << 18) +#define MPMU_APCR_SLPWP5 (1U << 17) +#define MPMU_APCR_SLPWP6 (1U << 16) +#define MPMU_APCR_SLPWP7 (1U << 15) +#define MPMU_APCR_MSASLPEN (1U << 14) +#define MPMU_APCR_STBYEN (1U << 13) #define MPMU_AWUCRM MPMU_REG(0x104c) -#define MPMU_AWUCRM_AP_ASYNC_INT (1 << 25) -#define MPMU_AWUCRM_AP_FULL_IDLE (1 << 24) -#define MPMU_AWUCRM_SDH1 (1 << 23) -#define MPMU_AWUCRM_SDH2 (1 << 22) -#define MPMU_AWUCRM_KEYPRESS (1 << 21) -#define MPMU_AWUCRM_TRACKBALL (1 << 20) -#define MPMU_AWUCRM_NEWROTARY (1 << 19) -#define MPMU_AWUCRM_RTC_ALARM (1 << 17) -#define MPMU_AWUCRM_AP2_TIMER_3 (1 << 13) -#define MPMU_AWUCRM_AP2_TIMER_2 (1 << 12) -#define MPMU_AWUCRM_AP2_TIMER_1 (1 << 11) -#define MPMU_AWUCRM_AP1_TIMER_3 (1 << 10) -#define MPMU_AWUCRM_AP1_TIMER_2 (1 << 9) -#define MPMU_AWUCRM_AP1_TIMER_1 (1 << 8) -#define MPMU_AWUCRM_WAKEUP(x) (1 << ((x) & 0x7)) +#define MPMU_AWUCRM_AP_ASYNC_INT (1U << 25) +#define MPMU_AWUCRM_AP_FULL_IDLE (1U << 24) +#define MPMU_AWUCRM_SDH1 (1U << 23) +#define MPMU_AWUCRM_SDH2 (1U << 22) +#define MPMU_AWUCRM_KEYPRESS (1U << 21) +#define MPMU_AWUCRM_TRACKBALL (1U << 20) +#define MPMU_AWUCRM_NEWROTARY (1U << 19) +#define MPMU_AWUCRM_RTC_ALARM (1U << 17) +#define MPMU_AWUCRM_AP2_TIMER_3 (1U << 13) +#define MPMU_AWUCRM_AP2_TIMER_2 (1U << 12) +#define MPMU_AWUCRM_AP2_TIMER_1 (1U << 11) +#define MPMU_AWUCRM_AP1_TIMER_3 (1U << 10) +#define MPMU_AWUCRM_AP1_TIMER_2 (1U << 9) +#define MPMU_AWUCRM_AP1_TIMER_1 (1U << 8) +#define MPMU_AWUCRM_WAKEUP(x) (1U << ((x) & 0x7)) enum { POWER_MODE_ACTIVE = 0, -- 2.11.0
WARNING: multiple messages have this Message-ID (diff)
From: Phong Tran <tranmanphong@gmail.com> To: mark.rutland@arm.com, kstewart@linuxfoundation.org, songliubraving@fb.com, andrew@lunn.ch, peterz@infradead.org, nsekhar@ti.com, ast@kernel.org, jolsa@redhat.com, netdev@vger.kernel.org, gerg@uclinux.org, lorenzo.pieralisi@arm.com, will@kernel.org, linux-samsung-soc@vger.kernel.org, daniel@iogearbox.net, tranmanphong@gmail.com, festevam@gmail.com, gregory.clement@bootlin.com, allison@lohutok.net, linux@armlinux.org.uk, krzk@kernel.org, haojian.zhuang@gmail.com, bgolaszewski@baylibre.com, tony@atomide.com, mingo@redhat.com, linux-imx@nxp.com, yhs@fb.com, sebastian.hesselbarth@gmail.com, illusionist.neo@gmail.com, jason@lakedaemon.net, liviu.dudau@arm.com, s.hauer@pengutronix.de, acme@kernel.org, lkundrak@v3.sk, robert.jarzmik@free.fr, dmg@turingmachine.org, swinslow@gmail.co Subject: [PATCH 08/15] ARM: mmp: cleanup cppcheck shifting errors Date: Sun, 23 Jun 2019 22:13:06 +0700 [thread overview] Message-ID: <20190623151313.970-9-tranmanphong@gmail.com> (raw) In-Reply-To: <20190623151313.970-1-tranmanphong@gmail.com> [arch/arm/mach-mmp/pm-mmp2.c:121]: (error) Shifting signed 32-bit value by 31 bits is undefined behaviour [arch/arm/mach-mmp/pm-mmp2.c:136]: (error) Shifting signed 32-bit value by 31 bits is undefined behaviour [arch/arm/mach-mmp/pm-mmp2.c:244]: (error) Shifting signed 32-bit value by 31 bits is undefined behaviour [arch/arm/mach-mmp/pm-pxa910.c:141]: (error) Shifting signed 32-bit value by 31 bits is undefined behaviour [arch/arm/mach-mmp/pm-pxa910.c:159]: (error) Shifting signed 32-bit value by 31 bits is undefined behaviour Signed-off-by: Phong Tran <tranmanphong@gmail.com> --- arch/arm/mach-mmp/pm-mmp2.h | 40 +++++++++++------------ arch/arm/mach-mmp/pm-pxa910.h | 76 +++++++++++++++++++++---------------------- 2 files changed, 58 insertions(+), 58 deletions(-) diff --git a/arch/arm/mach-mmp/pm-mmp2.h b/arch/arm/mach-mmp/pm-mmp2.h index 70299a9450d3..87fd1c81547d 100644 --- a/arch/arm/mach-mmp/pm-mmp2.h +++ b/arch/arm/mach-mmp/pm-mmp2.h @@ -12,37 +12,37 @@ #include "addr-map.h" #define APMU_PJ_IDLE_CFG APMU_REG(0x018) -#define APMU_PJ_IDLE_CFG_PJ_IDLE (1 << 1) -#define APMU_PJ_IDLE_CFG_PJ_PWRDWN (1 << 5) +#define APMU_PJ_IDLE_CFG_PJ_IDLE (1U << 1) +#define APMU_PJ_IDLE_CFG_PJ_PWRDWN (1U << 5) #define APMU_PJ_IDLE_CFG_PWR_SW(x) ((x) << 16) -#define APMU_PJ_IDLE_CFG_L2_PWR_SW (1 << 19) +#define APMU_PJ_IDLE_CFG_L2_PWR_SW (1U << 19) #define APMU_PJ_IDLE_CFG_ISO_MODE_CNTRL_MASK (3 << 28) #define APMU_SRAM_PWR_DWN APMU_REG(0x08c) #define MPMU_SCCR MPMU_REG(0x038) #define MPMU_PCR_PJ MPMU_REG(0x1000) -#define MPMU_PCR_PJ_AXISD (1 << 31) -#define MPMU_PCR_PJ_SLPEN (1 << 29) -#define MPMU_PCR_PJ_SPSD (1 << 28) -#define MPMU_PCR_PJ_DDRCORSD (1 << 27) -#define MPMU_PCR_PJ_APBSD (1 << 26) -#define MPMU_PCR_PJ_INTCLR (1 << 24) -#define MPMU_PCR_PJ_SLPWP0 (1 << 23) -#define MPMU_PCR_PJ_SLPWP1 (1 << 22) -#define MPMU_PCR_PJ_SLPWP2 (1 << 21) -#define MPMU_PCR_PJ_SLPWP3 (1 << 20) -#define MPMU_PCR_PJ_VCTCXOSD (1 << 19) -#define MPMU_PCR_PJ_SLPWP4 (1 << 18) -#define MPMU_PCR_PJ_SLPWP5 (1 << 17) -#define MPMU_PCR_PJ_SLPWP6 (1 << 16) -#define MPMU_PCR_PJ_SLPWP7 (1 << 15) +#define MPMU_PCR_PJ_AXISD (1U << 31) +#define MPMU_PCR_PJ_SLPEN (1U << 29) +#define MPMU_PCR_PJ_SPSD (1U << 28) +#define MPMU_PCR_PJ_DDRCORSD (1U << 27) +#define MPMU_PCR_PJ_APBSD (1U << 26) +#define MPMU_PCR_PJ_INTCLR (1U << 24) +#define MPMU_PCR_PJ_SLPWP0 (1U << 23) +#define MPMU_PCR_PJ_SLPWP1 (1U << 22) +#define MPMU_PCR_PJ_SLPWP2 (1U << 21) +#define MPMU_PCR_PJ_SLPWP3 (1U << 20) +#define MPMU_PCR_PJ_VCTCXOSD (1U << 19) +#define MPMU_PCR_PJ_SLPWP4 (1U << 18) +#define MPMU_PCR_PJ_SLPWP5 (1U << 17) +#define MPMU_PCR_PJ_SLPWP6 (1U << 16) +#define MPMU_PCR_PJ_SLPWP7 (1U << 15) #define MPMU_PLL2_CTRL1 MPMU_REG(0x0414) #define MPMU_CGR_PJ MPMU_REG(0x1024) #define MPMU_WUCRM_PJ MPMU_REG(0x104c) -#define MPMU_WUCRM_PJ_WAKEUP(x) (1 << (x)) -#define MPMU_WUCRM_PJ_RTC_ALARM (1 << 17) +#define MPMU_WUCRM_PJ_WAKEUP(x) (1U << (x)) +#define MPMU_WUCRM_PJ_RTC_ALARM (1U << 17) enum { POWER_MODE_ACTIVE = 0, diff --git a/arch/arm/mach-mmp/pm-pxa910.h b/arch/arm/mach-mmp/pm-pxa910.h index 8e6344adaf51..0958cde1ca6e 100644 --- a/arch/arm/mach-mmp/pm-pxa910.h +++ b/arch/arm/mach-mmp/pm-pxa910.h @@ -10,54 +10,54 @@ #define __PXA910_PM_H__ #define APMU_MOH_IDLE_CFG APMU_REG(0x0018) -#define APMU_MOH_IDLE_CFG_MOH_IDLE (1 << 1) -#define APMU_MOH_IDLE_CFG_MOH_PWRDWN (1 << 5) -#define APMU_MOH_IDLE_CFG_MOH_SRAM_PWRDWN (1 << 6) +#define APMU_MOH_IDLE_CFG_MOH_IDLE (1U << 1) +#define APMU_MOH_IDLE_CFG_MOH_PWRDWN (1U << 5) +#define APMU_MOH_IDLE_CFG_MOH_SRAM_PWRDWN (1U << 6) #define APMU_MOH_IDLE_CFG_MOH_PWR_SW(x) (((x) & 0x3) << 16) #define APMU_MOH_IDLE_CFG_MOH_L2_PWR_SW(x) (((x) & 0x3) << 18) -#define APMU_MOH_IDLE_CFG_MOH_DIS_MC_SW_REQ (1 << 21) -#define APMU_MOH_IDLE_CFG_MOH_MC_WAKE_EN (1 << 20) +#define APMU_MOH_IDLE_CFG_MOH_DIS_MC_SW_REQ (1U << 21) +#define APMU_MOH_IDLE_CFG_MOH_MC_WAKE_EN (1U << 20) #define APMU_SQU_CLK_GATE_CTRL APMU_REG(0x001c) #define APMU_MC_HW_SLP_TYPE APMU_REG(0x00b0) #define MPMU_FCCR MPMU_REG(0x0008) #define MPMU_APCR MPMU_REG(0x1000) -#define MPMU_APCR_AXISD (1 << 31) -#define MPMU_APCR_DSPSD (1 << 30) -#define MPMU_APCR_SLPEN (1 << 29) -#define MPMU_APCR_DTCMSD (1 << 28) -#define MPMU_APCR_DDRCORSD (1 << 27) -#define MPMU_APCR_APBSD (1 << 26) -#define MPMU_APCR_BBSD (1 << 25) -#define MPMU_APCR_SLPWP0 (1 << 23) -#define MPMU_APCR_SLPWP1 (1 << 22) -#define MPMU_APCR_SLPWP2 (1 << 21) -#define MPMU_APCR_SLPWP3 (1 << 20) -#define MPMU_APCR_VCTCXOSD (1 << 19) -#define MPMU_APCR_SLPWP4 (1 << 18) -#define MPMU_APCR_SLPWP5 (1 << 17) -#define MPMU_APCR_SLPWP6 (1 << 16) -#define MPMU_APCR_SLPWP7 (1 << 15) -#define MPMU_APCR_MSASLPEN (1 << 14) -#define MPMU_APCR_STBYEN (1 << 13) +#define MPMU_APCR_AXISD (1U << 31) +#define MPMU_APCR_DSPSD (1U << 30) +#define MPMU_APCR_SLPEN (1U << 29) +#define MPMU_APCR_DTCMSD (1U << 28) +#define MPMU_APCR_DDRCORSD (1U << 27) +#define MPMU_APCR_APBSD (1U << 26) +#define MPMU_APCR_BBSD (1U << 25) +#define MPMU_APCR_SLPWP0 (1U << 23) +#define MPMU_APCR_SLPWP1 (1U << 22) +#define MPMU_APCR_SLPWP2 (1U << 21) +#define MPMU_APCR_SLPWP3 (1U << 20) +#define MPMU_APCR_VCTCXOSD (1U << 19) +#define MPMU_APCR_SLPWP4 (1U << 18) +#define MPMU_APCR_SLPWP5 (1U << 17) +#define MPMU_APCR_SLPWP6 (1U << 16) +#define MPMU_APCR_SLPWP7 (1U << 15) +#define MPMU_APCR_MSASLPEN (1U << 14) +#define MPMU_APCR_STBYEN (1U << 13) #define MPMU_AWUCRM MPMU_REG(0x104c) -#define MPMU_AWUCRM_AP_ASYNC_INT (1 << 25) -#define MPMU_AWUCRM_AP_FULL_IDLE (1 << 24) -#define MPMU_AWUCRM_SDH1 (1 << 23) -#define MPMU_AWUCRM_SDH2 (1 << 22) -#define MPMU_AWUCRM_KEYPRESS (1 << 21) -#define MPMU_AWUCRM_TRACKBALL (1 << 20) -#define MPMU_AWUCRM_NEWROTARY (1 << 19) -#define MPMU_AWUCRM_RTC_ALARM (1 << 17) -#define MPMU_AWUCRM_AP2_TIMER_3 (1 << 13) -#define MPMU_AWUCRM_AP2_TIMER_2 (1 << 12) -#define MPMU_AWUCRM_AP2_TIMER_1 (1 << 11) -#define MPMU_AWUCRM_AP1_TIMER_3 (1 << 10) -#define MPMU_AWUCRM_AP1_TIMER_2 (1 << 9) -#define MPMU_AWUCRM_AP1_TIMER_1 (1 << 8) -#define MPMU_AWUCRM_WAKEUP(x) (1 << ((x) & 0x7)) +#define MPMU_AWUCRM_AP_ASYNC_INT (1U << 25) +#define MPMU_AWUCRM_AP_FULL_IDLE (1U << 24) +#define MPMU_AWUCRM_SDH1 (1U << 23) +#define MPMU_AWUCRM_SDH2 (1U << 22) +#define MPMU_AWUCRM_KEYPRESS (1U << 21) +#define MPMU_AWUCRM_TRACKBALL (1U << 20) +#define MPMU_AWUCRM_NEWROTARY (1U << 19) +#define MPMU_AWUCRM_RTC_ALARM (1U << 17) +#define MPMU_AWUCRM_AP2_TIMER_3 (1U << 13) +#define MPMU_AWUCRM_AP2_TIMER_2 (1U << 12) +#define MPMU_AWUCRM_AP2_TIMER_1 (1U << 11) +#define MPMU_AWUCRM_AP1_TIMER_3 (1U << 10) +#define MPMU_AWUCRM_AP1_TIMER_2 (1U << 9) +#define MPMU_AWUCRM_AP1_TIMER_1 (1U << 8) +#define MPMU_AWUCRM_WAKEUP(x) (1U << ((x) & 0x7)) enum { POWER_MODE_ACTIVE = 0, -- 2.11.0
next prev parent reply other threads:[~2019-06-23 15:15 UTC|newest] Thread overview: 134+ messages / expand[flat|nested] mbox.gz Atom feed top 2019-06-23 15:12 [PATCH 00/15] cleanup cppcheck signed shifting errors Phong Tran 2019-06-23 15:12 ` Phong Tran 2019-06-23 15:12 ` [PATCH 01/15] arm: perf: cleanup cppcheck shifting error Phong Tran 2019-06-23 15:12 ` Phong Tran 2019-06-24 7:11 ` Peter Zijlstra 2019-06-24 7:11 ` Peter Zijlstra 2019-06-23 15:13 ` [PATCH 02/15] ARM: davinci: cleanup cppcheck shifting errors Phong Tran 2019-06-23 15:13 ` Phong Tran 2019-06-23 15:13 ` [PATCH 03/15] ARM: ep93xx: " Phong Tran 2019-06-23 15:13 ` Phong Tran 2019-06-23 15:23 ` Alexander Sverdlin 2019-06-23 15:23 ` Alexander Sverdlin 2019-06-23 15:13 ` [PATCH 04/15] ARM: exynos: cleanup cppcheck shifting error Phong Tran 2019-06-23 15:13 ` Phong Tran 2019-06-23 19:12 ` Krzysztof Kozlowski 2019-06-23 19:12 ` Krzysztof Kozlowski 2019-06-23 15:13 ` [PATCH 05/15] ARM: footbridge: " Phong Tran 2019-06-23 15:13 ` Phong Tran 2019-06-23 15:13 ` [PATCH 06/15] ARM: imx: cleanup cppcheck shifting errors Phong Tran 2019-06-23 15:13 ` Phong Tran 2019-06-24 3:16 ` Shawn Guo 2019-06-24 3:16 ` Shawn Guo 2019-06-23 15:13 ` [PATCH 07/15] ARM: ks8695: cleanup cppcheck shifting error Phong Tran 2019-06-23 15:13 ` Phong Tran 2019-06-23 15:13 ` Phong Tran [this message] 2019-06-23 15:13 ` [PATCH 08/15] ARM: mmp: cleanup cppcheck shifting errors Phong Tran 2019-06-24 7:35 ` Lubomir Rintel 2019-06-24 7:35 ` Lubomir Rintel 2019-06-23 15:13 ` [PATCH 09/15] ARM: omap2: cleanup cppcheck shifting error Phong Tran 2019-06-23 15:13 ` Phong Tran 2019-06-23 15:13 ` [PATCH 10/15] ARM: orion5x: cleanup cppcheck shifting errors Phong Tran 2019-06-23 15:13 ` Phong Tran 2019-06-23 15:23 ` Andrew Lunn 2019-06-23 15:23 ` Andrew Lunn 2019-06-24 7:31 ` Gregory CLEMENT 2019-06-24 7:31 ` Gregory CLEMENT 2019-06-23 15:13 ` [PATCH 11/15] ARM: pxa: " Phong Tran 2019-06-23 15:13 ` Phong Tran 2019-06-23 15:13 ` [PATCH 12/15] ARM: vexpress: cleanup cppcheck shifting error Phong Tran 2019-06-23 15:13 ` Phong Tran 2019-06-23 15:13 ` [PATCH 13/15] ARM: mm: cleanup cppcheck shifting errors Phong Tran 2019-06-23 15:13 ` Phong Tran 2019-06-23 15:13 ` [PATCH 14/15] ARM: bpf: cleanup cppcheck shifting error Phong Tran 2019-06-23 15:13 ` Phong Tran 2019-06-23 15:13 ` [PATCH 15/15] ARM: vfp: cleanup cppcheck shifting errors Phong Tran 2019-06-23 15:13 ` Phong Tran 2019-06-24 13:50 ` [PATCH V2 00/15] cleanup cppcheck signed " Phong Tran 2019-06-24 13:50 ` Phong Tran 2019-06-24 13:50 ` [PATCH V2 01/15] arm: perf: cleanup cppcheck shifting error Phong Tran 2019-06-24 13:50 ` Phong Tran 2019-06-24 13:50 ` [PATCH V2 02/15] ARM: davinci: cleanup cppcheck shifting errors Phong Tran 2019-06-24 13:50 ` Phong Tran 2019-06-24 13:50 ` [PATCH V2 03/15] ARM: ep93xx: " Phong Tran 2019-06-24 13:50 ` Phong Tran 2019-06-24 19:16 ` Alexander Sverdlin 2019-06-24 19:16 ` Alexander Sverdlin 2019-06-24 13:50 ` [PATCH V2 04/15] ARM: exynos: cleanup cppcheck shifting error Phong Tran 2019-06-24 13:50 ` Phong Tran 2019-06-24 13:58 ` Russell King - ARM Linux admin 2019-06-24 13:58 ` Russell King - ARM Linux admin 2019-06-24 13:50 ` [PATCH V2 05/15] ARM: footbridge: " Phong Tran 2019-06-24 13:50 ` Phong Tran 2019-06-24 13:50 ` [PATCH V2 06/15] ARM: imx: cleanup cppcheck shifting errors Phong Tran 2019-06-24 13:50 ` Phong Tran 2019-06-24 13:50 ` [PATCH V2 07/15] ARM: ks8695: cleanup cppcheck shifting error Phong Tran 2019-06-24 13:50 ` Phong Tran 2019-06-24 13:50 ` [PATCH V2 08/15] ARM: mmp: cleanup cppcheck shifting errors Phong Tran 2019-06-24 13:50 ` Phong Tran 2019-06-24 13:59 ` Russell King - ARM Linux admin 2019-06-24 13:59 ` Russell King - ARM Linux admin 2019-06-24 13:50 ` [PATCH V2 09/15] ARM: omap2: cleanup cppcheck shifting error Phong Tran 2019-06-24 13:50 ` Phong Tran 2019-06-24 13:51 ` [PATCH V2 10/15] ARM: orion5x: cleanup cppcheck shifting errors Phong Tran 2019-06-24 13:51 ` Phong Tran 2019-06-24 13:54 ` Andrew Lunn 2019-06-24 13:54 ` Andrew Lunn 2019-06-24 13:51 ` [PATCH V2 11/15] ARM: pxa: " Phong Tran 2019-06-24 13:51 ` Phong Tran 2019-06-24 13:51 ` [PATCH V2 12/15] ARM: vexpress: cleanup cppcheck shifting error Phong Tran 2019-06-24 13:51 ` Phong Tran 2019-06-24 13:57 ` Russell King - ARM Linux admin 2019-06-24 13:57 ` Russell King - ARM Linux admin 2019-06-24 13:51 ` [PATCH V2 13/15] ARM: mm: cleanup cppcheck shifting errors Phong Tran 2019-06-24 13:51 ` Phong Tran 2019-06-24 13:51 ` [PATCH V2 14/15] ARM: bpf: cleanup cppcheck shifting error Phong Tran 2019-06-24 13:51 ` Phong Tran 2019-06-24 14:00 ` Russell King - ARM Linux admin 2019-06-24 14:00 ` Russell King - ARM Linux admin 2019-06-24 13:51 ` [PATCH V2 15/15] ARM: vfp: cleanup cppcheck shifting errors Phong Tran 2019-06-24 13:51 ` Phong Tran 2019-06-24 14:02 ` [PATCH V2 00/15] cleanup cppcheck signed " Russell King - ARM Linux admin 2019-06-24 14:02 ` Russell King - ARM Linux admin 2019-06-24 15:27 ` Peter Zijlstra 2019-06-24 15:27 ` Peter Zijlstra 2019-06-24 15:28 ` Peter Zijlstra 2019-06-24 15:28 ` Peter Zijlstra 2019-06-25 4:03 ` [PATCH V3 " Phong Tran 2019-06-25 4:03 ` Phong Tran 2019-06-25 4:03 ` [PATCH V3 01/15] arm: perf: cleanup cppcheck shifting error Phong Tran 2019-06-25 4:03 ` Phong Tran 2019-06-25 17:21 ` Will Deacon 2019-06-25 17:21 ` Will Deacon 2019-06-25 4:03 ` [PATCH V3 02/15] ARM: davinci: cleanup cppcheck shifting errors Phong Tran 2019-06-25 4:03 ` Phong Tran 2019-06-25 4:03 ` [PATCH V3 03/15] ARM: ep93xx: " Phong Tran 2019-06-25 4:03 ` Phong Tran 2019-06-25 4:03 ` [PATCH V3 04/15] ARM: exynos: cleanup cppcheck shifting error Phong Tran 2019-06-25 4:03 ` Phong Tran 2019-06-25 18:49 ` Krzysztof Kozlowski 2019-06-25 18:49 ` Krzysztof Kozlowski 2019-06-25 4:03 ` [PATCH V3 05/15] ARM: footbridge: " Phong Tran 2019-06-25 4:03 ` Phong Tran 2019-06-25 4:03 ` [PATCH V3 06/15] ARM: imx: cleanup cppcheck shifting errors Phong Tran 2019-06-25 4:03 ` Phong Tran 2019-06-25 4:03 ` [PATCH V3 07/15] ARM: ks8695: cleanup cppcheck shifting error Phong Tran 2019-06-25 4:03 ` Phong Tran 2019-06-25 4:03 ` [PATCH V3 08/15] ARM: mmp: cleanup cppcheck shifting errors Phong Tran 2019-06-25 4:03 ` Phong Tran 2019-06-25 4:03 ` [PATCH V3 09/15] ARM: omap2: cleanup cppcheck shifting error Phong Tran 2019-06-25 4:03 ` Phong Tran 2019-06-25 4:03 ` [PATCH V3 10/15] ARM: orion5x: cleanup cppcheck shifting errors Phong Tran 2019-06-25 4:03 ` Phong Tran 2019-06-25 4:03 ` [PATCH V3 11/15] ARM: pxa: " Phong Tran 2019-06-25 4:03 ` Phong Tran 2019-06-25 4:03 ` [PATCH V3 12/15] ARM: vexpress: cleanup cppcheck shifting error Phong Tran 2019-06-25 4:03 ` Phong Tran 2019-06-25 17:24 ` Sudeep Holla 2019-06-25 17:24 ` Sudeep Holla 2019-06-25 4:03 ` [PATCH V3 13/15] ARM: mm: cleanup cppcheck shifting errors Phong Tran 2019-06-25 4:03 ` Phong Tran 2019-06-25 4:03 ` [PATCH V3 14/15] ARM: bpf: cleanup cppcheck shifting error Phong Tran 2019-06-25 4:03 ` Phong Tran 2019-06-25 4:03 ` [PATCH V3 15/15] ARM: vfp: cleanup cppcheck shifting errors Phong Tran 2019-06-25 4:03 ` Phong Tran
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20190623151313.970-9-tranmanphong@gmail.com \ --to=tranmanphong@gmail.com \ --cc=acme@kernel.org \ --cc=alexander.shishkin@linux.intel.com \ --cc=alexander.sverdlin@gmail.com \ --cc=allison@lohutok.net \ --cc=andrew@lunn.ch \ --cc=ast@kernel.org \ --cc=bgolaszewski@baylibre.com \ --cc=bpf@vger.kernel.org \ --cc=daniel@iogearbox.net \ --cc=daniel@zonque.org \ --cc=dmg@turingmachine.org \ --cc=festevam@gmail.com \ --cc=gerg@uclinux.org \ --cc=gregkh@linuxfoundation.org \ --cc=gregory.clement@bootlin.com \ --cc=haojian.zhuang@gmail.com \ --cc=hsweeten@visionengravers.com \ --cc=illusionist.neo@gmail.com \ --cc=info@metux.net \ --cc=jason@lakedaemon.net \ --cc=jolsa@redhat.com \ --cc=kafai@fb.com \ --cc=kernel@pengutronix.de \ --cc=kgene@kernel.org \ --cc=krzk@kernel.org \ --cc=kstewart@linuxfoundation.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-imx@nxp.com \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-omap@vger.kernel.org \ --cc=linux-samsung-soc@vger.kernel.org \ --cc=linux@armlinux.org.uk \ --cc=liviu.dudau@arm.com \ --cc=lkundrak@v3.sk \ --cc=lorenzo.pieralisi@arm.com \ --cc=mark.rutland@arm.com \ --cc=mingo@redhat.com \ --cc=namhyung@kernel.org \ --cc=netdev@vger.kernel.org \ --cc=nsekhar@ti.com \ --cc=peterz@infradead.org \ --cc=robert.jarzmik@free.fr \ --cc=s.hauer@pengutronix.de \ --cc=sebastian.hesselbarth@gmail.com \ --cc=shawnguo@kernel.org \ --cc=songliubraving@fb.com \ --cc=sudeep.holla@arm.com \ --cc=swinslow@gmail.com \ --cc=tglx@linutronix.de \ --cc=tony@atomide.com \ --cc=will@kernel.org \ --cc=yhs@fb.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.