From: Remi Pommarel <repk@triplefau.lt> To: Kishon Vijay Abraham I <kishon@ti.com> Cc: Yue Wang <yue.wang@amlogic.com>, Kevin Hilman <khilman@baylibre.com>, Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>, Bjorn Helgaas <bhelgaas@google.com>, Neil Armstrong <narmstrong@baylibre.com>, Martin Blumenstingl <martin.blumenstingl@googlemail.com>, Rob Herring <robh+dt@kernel.org>, Jerome Brunet <jbrunet@baylibre.com>, linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-pci@vger.kernel.org Subject: Re: [PATCH v6 6/7] phy: amlogic: Add Amlogic AXG PCIE PHY Driver Date: Wed, 4 Mar 2020 14:08:11 +0100 [thread overview] Message-ID: <20200304130811.GP2248@voidbox> (raw) In-Reply-To: <14627e42-4894-6674-4911-3205ea8f5e55@ti.com> On Wed, Mar 04, 2020 at 04:31:24PM +0530, Kishon Vijay Abraham I wrote: > > > On 24/01/20 4:59 am, Remi Pommarel wrote: > > This adds support for the PCI PHY found in the Amlogic AXG SoC Family. > > This will allow to mutualize code in pci-meson.c between AXG and G12A > > SoC. > > > > This PHY also uses and chains an analog PHY, which on AXG platform > > is needed to have reliable PCIe communication. > > Is the analog PHY an independent block and can be used with other PHYs? It is documented as a separate block yes, but I think it is unlikely that it will be used with other PHYs than the PCIe or the MIPI one of the AXG SoC. Thanks, Remi > > For the patch itself > Acked-by: Kishon Vijay Abraham I <kishon@ti.com> > > Thanks > Kishon > > > > Signed-off-by: Remi Pommarel <repk@triplefau.lt> > > --- > > drivers/phy/amlogic/Kconfig | 11 ++ > > drivers/phy/amlogic/Makefile | 1 + > > drivers/phy/amlogic/phy-meson-axg-pcie.c | 192 +++++++++++++++++++++++ > > 3 files changed, 204 insertions(+) > > create mode 100644 drivers/phy/amlogic/phy-meson-axg-pcie.c > > > > diff --git a/drivers/phy/amlogic/Kconfig b/drivers/phy/amlogic/Kconfig > > index 8c9cf2403591..71801e30d601 100644 > > --- a/drivers/phy/amlogic/Kconfig > > +++ b/drivers/phy/amlogic/Kconfig > > @@ -60,6 +60,17 @@ config PHY_MESON_G12A_USB3_PCIE > > in Meson G12A SoCs. > > If unsure, say N. > > > > +config PHY_MESON_AXG_PCIE > > + tristate "Meson AXG PCIE PHY driver" > > + default ARCH_MESON > > + depends on OF && (ARCH_MESON || COMPILE_TEST) > > + select GENERIC_PHY > > + select REGMAP_MMIO > > + help > > + Enable this to support the Meson MIPI + PCIE PHY found > > + in Meson AXG SoCs. > > + If unsure, say N. > > + > > config PHY_MESON_AXG_MIPI_PCIE_ANALOG > > tristate "Meson AXG MIPI + PCIE analog PHY driver" > > default ARCH_MESON > > diff --git a/drivers/phy/amlogic/Makefile b/drivers/phy/amlogic/Makefile > > index 0aecf92d796a..e2baa133f7af 100644 > > --- a/drivers/phy/amlogic/Makefile > > +++ b/drivers/phy/amlogic/Makefile > > @@ -4,4 +4,5 @@ obj-$(CONFIG_PHY_MESON_GXL_USB2) += phy-meson-gxl-usb2.o > > obj-$(CONFIG_PHY_MESON_G12A_USB2) += phy-meson-g12a-usb2.o > > obj-$(CONFIG_PHY_MESON_GXL_USB3) += phy-meson-gxl-usb3.o > > obj-$(CONFIG_PHY_MESON_G12A_USB3_PCIE) += phy-meson-g12a-usb3-pcie.o > > +obj-$(CONFIG_PHY_MESON_AXG_PCIE) += phy-meson-axg-pcie.o > > obj-$(CONFIG_PHY_MESON_AXG_MIPI_PCIE_ANALOG) += phy-meson-axg-mipi-pcie-analog.o > > diff --git a/drivers/phy/amlogic/phy-meson-axg-pcie.c b/drivers/phy/amlogic/phy-meson-axg-pcie.c > > new file mode 100644 > > index 000000000000..377ed0dcd0d9 > > --- /dev/null > > +++ b/drivers/phy/amlogic/phy-meson-axg-pcie.c > > @@ -0,0 +1,192 @@ > > +// SPDX-License-Identifier: GPL-2.0 > > +/* > > + * Amlogic AXG PCIE PHY driver > > + * > > + * Copyright (C) 2020 Remi Pommarel <repk@triplefau.lt> > > + */ > > +#include <linux/module.h> > > +#include <linux/phy/phy.h> > > +#include <linux/regmap.h> > > +#include <linux/reset.h> > > +#include <linux/platform_device.h> > > +#include <linux/bitfield.h> > > +#include <dt-bindings/phy/phy.h> > > + > > +#define MESON_PCIE_REG0 0x00 > > +#define MESON_PCIE_COMMON_CLK BIT(4) > > +#define MESON_PCIE_PORT_SEL GENMASK(3, 2) > > +#define MESON_PCIE_CLK BIT(1) > > +#define MESON_PCIE_POWERDOWN BIT(0) > > + > > +#define MESON_PCIE_TWO_X1 FIELD_PREP(MESON_PCIE_PORT_SEL, 0x3) > > +#define MESON_PCIE_COMMON_REF_CLK FIELD_PREP(MESON_PCIE_COMMON_CLK, 0x1) > > +#define MESON_PCIE_PHY_INIT (MESON_PCIE_TWO_X1 | \ > > + MESON_PCIE_COMMON_REF_CLK) > > +#define MESON_PCIE_RESET_DELAY 500 > > + > > +struct phy_axg_pcie_priv { > > + struct phy *phy; > > + struct phy *analog; > > + struct regmap *regmap; > > + struct reset_control *reset; > > +}; > > + > > +static const struct regmap_config phy_axg_pcie_regmap_conf = { > > + .reg_bits = 8, > > + .val_bits = 32, > > + .reg_stride = 4, > > + .max_register = MESON_PCIE_REG0, > > +}; > > + > > +static int phy_axg_pcie_power_on(struct phy *phy) > > +{ > > + struct phy_axg_pcie_priv *priv = phy_get_drvdata(phy); > > + int ret; > > + > > + ret = phy_power_on(priv->analog); > > + if (ret != 0) > > + return ret; > > + > > + regmap_update_bits(priv->regmap, MESON_PCIE_REG0, > > + MESON_PCIE_POWERDOWN, 0); > > + return 0; > > +} > > + > > +static int phy_axg_pcie_power_off(struct phy *phy) > > +{ > > + struct phy_axg_pcie_priv *priv = phy_get_drvdata(phy); > > + int ret; > > + > > + ret = phy_power_off(priv->analog); > > + if (ret != 0) > > + return ret; > > + > > + regmap_update_bits(priv->regmap, MESON_PCIE_REG0, > > + MESON_PCIE_POWERDOWN, 1); > > + return 0; > > +} > > + > > +static int phy_axg_pcie_init(struct phy *phy) > > +{ > > + struct phy_axg_pcie_priv *priv = phy_get_drvdata(phy); > > + int ret; > > + > > + ret = phy_init(priv->analog); > > + if (ret != 0) > > + return ret; > > + > > + regmap_write(priv->regmap, MESON_PCIE_REG0, MESON_PCIE_PHY_INIT); > > + return reset_control_reset(priv->reset); > > +} > > + > > +static int phy_axg_pcie_exit(struct phy *phy) > > +{ > > + struct phy_axg_pcie_priv *priv = phy_get_drvdata(phy); > > + int ret; > > + > > + ret = phy_exit(priv->analog); > > + if (ret != 0) > > + return ret; > > + > > + return reset_control_reset(priv->reset); > > +} > > + > > +static int phy_axg_pcie_reset(struct phy *phy) > > +{ > > + struct phy_axg_pcie_priv *priv = phy_get_drvdata(phy); > > + int ret = 0; > > + > > + ret = phy_reset(priv->analog); > > + if (ret != 0) > > + goto out; > > + > > + ret = reset_control_assert(priv->reset); > > + if (ret != 0) > > + goto out; > > + udelay(MESON_PCIE_RESET_DELAY); > > + > > + ret = reset_control_deassert(priv->reset); > > + if (ret != 0) > > + goto out; > > + udelay(MESON_PCIE_RESET_DELAY); > > + > > +out: > > + return ret; > > +} > > + > > +static const struct phy_ops phy_axg_pcie_ops = { > > + .init = phy_axg_pcie_init, > > + .exit = phy_axg_pcie_exit, > > + .power_on = phy_axg_pcie_power_on, > > + .power_off = phy_axg_pcie_power_off, > > + .reset = phy_axg_pcie_reset, > > + .owner = THIS_MODULE, > > +}; > > + > > +static int phy_axg_pcie_probe(struct platform_device *pdev) > > +{ > > + struct phy_provider *pphy; > > + struct device *dev = &pdev->dev; > > + struct phy_axg_pcie_priv *priv; > > + struct device_node *np = dev->of_node; > > + struct resource *res; > > + void __iomem *base; > > + int ret; > > + > > + priv = devm_kmalloc(dev, sizeof(*priv), GFP_KERNEL); > > + if (!priv) > > + return -ENOMEM; > > + > > + priv->phy = devm_phy_create(dev, np, &phy_axg_pcie_ops); > > + if (IS_ERR(priv->phy)) { > > + ret = PTR_ERR(priv->phy); > > + if (ret != -EPROBE_DEFER) > > + dev_err(dev, "failed to create PHY\n"); > > + return ret; > > + } > > + > > + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); > > + base = devm_ioremap_resource(dev, res); > > + if (IS_ERR(base)) > > + return PTR_ERR(base); > > + > > + priv->regmap = devm_regmap_init_mmio(dev, base, > > + &phy_axg_pcie_regmap_conf); > > + if (IS_ERR(priv->regmap)) > > + return PTR_ERR(priv->regmap); > > + > > + priv->reset = devm_reset_control_array_get(dev, false, false); > > + if (IS_ERR(priv->reset)) > > + return PTR_ERR(priv->reset); > > + > > + priv->analog = devm_phy_get(dev, "analog"); > > + if (IS_ERR(priv->analog)) > > + return PTR_ERR(priv->analog); > > + > > + phy_set_drvdata(priv->phy, priv); > > + dev_set_drvdata(dev, priv); > > + pphy = devm_of_phy_provider_register(dev, of_phy_simple_xlate); > > + > > + return PTR_ERR_OR_ZERO(pphy); > > +} > > + > > +static const struct of_device_id phy_axg_pcie_of_match[] = { > > + { > > + .compatible = "amlogic,axg-pcie-phy", > > + }, > > + { }, > > +}; > > +MODULE_DEVICE_TABLE(of, phy_axg_pcie_of_match); > > + > > +static struct platform_driver phy_axg_pcie_driver = { > > + .probe = phy_axg_pcie_probe, > > + .driver = { > > + .name = "phy-axg-pcie", > > + .of_match_table = phy_axg_pcie_of_match, > > + }, > > +}; > > +module_platform_driver(phy_axg_pcie_driver); > > + > > +MODULE_AUTHOR("Remi Pommarel <repk@triplefau.lt>"); > > +MODULE_DESCRIPTION("Amlogic AXG PCIE PHY driver"); > > +MODULE_LICENSE("GPL v2"); > >
WARNING: multiple messages have this Message-ID (diff)
From: Remi Pommarel <repk@triplefau.lt> To: Kishon Vijay Abraham I <kishon@ti.com> Cc: devicetree@vger.kernel.org, Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>, Neil Armstrong <narmstrong@baylibre.com>, Martin Blumenstingl <martin.blumenstingl@googlemail.com>, Kevin Hilman <khilman@baylibre.com>, linux-kernel@vger.kernel.org, Yue Wang <yue.wang@amlogic.com>, Rob Herring <robh+dt@kernel.org>, linux-pci@vger.kernel.org, Bjorn Helgaas <bhelgaas@google.com>, linux-amlogic@lists.infradead.org, Jerome Brunet <jbrunet@baylibre.com> Subject: Re: [PATCH v6 6/7] phy: amlogic: Add Amlogic AXG PCIE PHY Driver Date: Wed, 4 Mar 2020 14:08:11 +0100 [thread overview] Message-ID: <20200304130811.GP2248@voidbox> (raw) In-Reply-To: <14627e42-4894-6674-4911-3205ea8f5e55@ti.com> On Wed, Mar 04, 2020 at 04:31:24PM +0530, Kishon Vijay Abraham I wrote: > > > On 24/01/20 4:59 am, Remi Pommarel wrote: > > This adds support for the PCI PHY found in the Amlogic AXG SoC Family. > > This will allow to mutualize code in pci-meson.c between AXG and G12A > > SoC. > > > > This PHY also uses and chains an analog PHY, which on AXG platform > > is needed to have reliable PCIe communication. > > Is the analog PHY an independent block and can be used with other PHYs? It is documented as a separate block yes, but I think it is unlikely that it will be used with other PHYs than the PCIe or the MIPI one of the AXG SoC. Thanks, Remi > > For the patch itself > Acked-by: Kishon Vijay Abraham I <kishon@ti.com> > > Thanks > Kishon > > > > Signed-off-by: Remi Pommarel <repk@triplefau.lt> > > --- > > drivers/phy/amlogic/Kconfig | 11 ++ > > drivers/phy/amlogic/Makefile | 1 + > > drivers/phy/amlogic/phy-meson-axg-pcie.c | 192 +++++++++++++++++++++++ > > 3 files changed, 204 insertions(+) > > create mode 100644 drivers/phy/amlogic/phy-meson-axg-pcie.c > > > > diff --git a/drivers/phy/amlogic/Kconfig b/drivers/phy/amlogic/Kconfig > > index 8c9cf2403591..71801e30d601 100644 > > --- a/drivers/phy/amlogic/Kconfig > > +++ b/drivers/phy/amlogic/Kconfig > > @@ -60,6 +60,17 @@ config PHY_MESON_G12A_USB3_PCIE > > in Meson G12A SoCs. > > If unsure, say N. > > > > +config PHY_MESON_AXG_PCIE > > + tristate "Meson AXG PCIE PHY driver" > > + default ARCH_MESON > > + depends on OF && (ARCH_MESON || COMPILE_TEST) > > + select GENERIC_PHY > > + select REGMAP_MMIO > > + help > > + Enable this to support the Meson MIPI + PCIE PHY found > > + in Meson AXG SoCs. > > + If unsure, say N. > > + > > config PHY_MESON_AXG_MIPI_PCIE_ANALOG > > tristate "Meson AXG MIPI + PCIE analog PHY driver" > > default ARCH_MESON > > diff --git a/drivers/phy/amlogic/Makefile b/drivers/phy/amlogic/Makefile > > index 0aecf92d796a..e2baa133f7af 100644 > > --- a/drivers/phy/amlogic/Makefile > > +++ b/drivers/phy/amlogic/Makefile > > @@ -4,4 +4,5 @@ obj-$(CONFIG_PHY_MESON_GXL_USB2) += phy-meson-gxl-usb2.o > > obj-$(CONFIG_PHY_MESON_G12A_USB2) += phy-meson-g12a-usb2.o > > obj-$(CONFIG_PHY_MESON_GXL_USB3) += phy-meson-gxl-usb3.o > > obj-$(CONFIG_PHY_MESON_G12A_USB3_PCIE) += phy-meson-g12a-usb3-pcie.o > > +obj-$(CONFIG_PHY_MESON_AXG_PCIE) += phy-meson-axg-pcie.o > > obj-$(CONFIG_PHY_MESON_AXG_MIPI_PCIE_ANALOG) += phy-meson-axg-mipi-pcie-analog.o > > diff --git a/drivers/phy/amlogic/phy-meson-axg-pcie.c b/drivers/phy/amlogic/phy-meson-axg-pcie.c > > new file mode 100644 > > index 000000000000..377ed0dcd0d9 > > --- /dev/null > > +++ b/drivers/phy/amlogic/phy-meson-axg-pcie.c > > @@ -0,0 +1,192 @@ > > +// SPDX-License-Identifier: GPL-2.0 > > +/* > > + * Amlogic AXG PCIE PHY driver > > + * > > + * Copyright (C) 2020 Remi Pommarel <repk@triplefau.lt> > > + */ > > +#include <linux/module.h> > > +#include <linux/phy/phy.h> > > +#include <linux/regmap.h> > > +#include <linux/reset.h> > > +#include <linux/platform_device.h> > > +#include <linux/bitfield.h> > > +#include <dt-bindings/phy/phy.h> > > + > > +#define MESON_PCIE_REG0 0x00 > > +#define MESON_PCIE_COMMON_CLK BIT(4) > > +#define MESON_PCIE_PORT_SEL GENMASK(3, 2) > > +#define MESON_PCIE_CLK BIT(1) > > +#define MESON_PCIE_POWERDOWN BIT(0) > > + > > +#define MESON_PCIE_TWO_X1 FIELD_PREP(MESON_PCIE_PORT_SEL, 0x3) > > +#define MESON_PCIE_COMMON_REF_CLK FIELD_PREP(MESON_PCIE_COMMON_CLK, 0x1) > > +#define MESON_PCIE_PHY_INIT (MESON_PCIE_TWO_X1 | \ > > + MESON_PCIE_COMMON_REF_CLK) > > +#define MESON_PCIE_RESET_DELAY 500 > > + > > +struct phy_axg_pcie_priv { > > + struct phy *phy; > > + struct phy *analog; > > + struct regmap *regmap; > > + struct reset_control *reset; > > +}; > > + > > +static const struct regmap_config phy_axg_pcie_regmap_conf = { > > + .reg_bits = 8, > > + .val_bits = 32, > > + .reg_stride = 4, > > + .max_register = MESON_PCIE_REG0, > > +}; > > + > > +static int phy_axg_pcie_power_on(struct phy *phy) > > +{ > > + struct phy_axg_pcie_priv *priv = phy_get_drvdata(phy); > > + int ret; > > + > > + ret = phy_power_on(priv->analog); > > + if (ret != 0) > > + return ret; > > + > > + regmap_update_bits(priv->regmap, MESON_PCIE_REG0, > > + MESON_PCIE_POWERDOWN, 0); > > + return 0; > > +} > > + > > +static int phy_axg_pcie_power_off(struct phy *phy) > > +{ > > + struct phy_axg_pcie_priv *priv = phy_get_drvdata(phy); > > + int ret; > > + > > + ret = phy_power_off(priv->analog); > > + if (ret != 0) > > + return ret; > > + > > + regmap_update_bits(priv->regmap, MESON_PCIE_REG0, > > + MESON_PCIE_POWERDOWN, 1); > > + return 0; > > +} > > + > > +static int phy_axg_pcie_init(struct phy *phy) > > +{ > > + struct phy_axg_pcie_priv *priv = phy_get_drvdata(phy); > > + int ret; > > + > > + ret = phy_init(priv->analog); > > + if (ret != 0) > > + return ret; > > + > > + regmap_write(priv->regmap, MESON_PCIE_REG0, MESON_PCIE_PHY_INIT); > > + return reset_control_reset(priv->reset); > > +} > > + > > +static int phy_axg_pcie_exit(struct phy *phy) > > +{ > > + struct phy_axg_pcie_priv *priv = phy_get_drvdata(phy); > > + int ret; > > + > > + ret = phy_exit(priv->analog); > > + if (ret != 0) > > + return ret; > > + > > + return reset_control_reset(priv->reset); > > +} > > + > > +static int phy_axg_pcie_reset(struct phy *phy) > > +{ > > + struct phy_axg_pcie_priv *priv = phy_get_drvdata(phy); > > + int ret = 0; > > + > > + ret = phy_reset(priv->analog); > > + if (ret != 0) > > + goto out; > > + > > + ret = reset_control_assert(priv->reset); > > + if (ret != 0) > > + goto out; > > + udelay(MESON_PCIE_RESET_DELAY); > > + > > + ret = reset_control_deassert(priv->reset); > > + if (ret != 0) > > + goto out; > > + udelay(MESON_PCIE_RESET_DELAY); > > + > > +out: > > + return ret; > > +} > > + > > +static const struct phy_ops phy_axg_pcie_ops = { > > + .init = phy_axg_pcie_init, > > + .exit = phy_axg_pcie_exit, > > + .power_on = phy_axg_pcie_power_on, > > + .power_off = phy_axg_pcie_power_off, > > + .reset = phy_axg_pcie_reset, > > + .owner = THIS_MODULE, > > +}; > > + > > +static int phy_axg_pcie_probe(struct platform_device *pdev) > > +{ > > + struct phy_provider *pphy; > > + struct device *dev = &pdev->dev; > > + struct phy_axg_pcie_priv *priv; > > + struct device_node *np = dev->of_node; > > + struct resource *res; > > + void __iomem *base; > > + int ret; > > + > > + priv = devm_kmalloc(dev, sizeof(*priv), GFP_KERNEL); > > + if (!priv) > > + return -ENOMEM; > > + > > + priv->phy = devm_phy_create(dev, np, &phy_axg_pcie_ops); > > + if (IS_ERR(priv->phy)) { > > + ret = PTR_ERR(priv->phy); > > + if (ret != -EPROBE_DEFER) > > + dev_err(dev, "failed to create PHY\n"); > > + return ret; > > + } > > + > > + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); > > + base = devm_ioremap_resource(dev, res); > > + if (IS_ERR(base)) > > + return PTR_ERR(base); > > + > > + priv->regmap = devm_regmap_init_mmio(dev, base, > > + &phy_axg_pcie_regmap_conf); > > + if (IS_ERR(priv->regmap)) > > + return PTR_ERR(priv->regmap); > > + > > + priv->reset = devm_reset_control_array_get(dev, false, false); > > + if (IS_ERR(priv->reset)) > > + return PTR_ERR(priv->reset); > > + > > + priv->analog = devm_phy_get(dev, "analog"); > > + if (IS_ERR(priv->analog)) > > + return PTR_ERR(priv->analog); > > + > > + phy_set_drvdata(priv->phy, priv); > > + dev_set_drvdata(dev, priv); > > + pphy = devm_of_phy_provider_register(dev, of_phy_simple_xlate); > > + > > + return PTR_ERR_OR_ZERO(pphy); > > +} > > + > > +static const struct of_device_id phy_axg_pcie_of_match[] = { > > + { > > + .compatible = "amlogic,axg-pcie-phy", > > + }, > > + { }, > > +}; > > +MODULE_DEVICE_TABLE(of, phy_axg_pcie_of_match); > > + > > +static struct platform_driver phy_axg_pcie_driver = { > > + .probe = phy_axg_pcie_probe, > > + .driver = { > > + .name = "phy-axg-pcie", > > + .of_match_table = phy_axg_pcie_of_match, > > + }, > > +}; > > +module_platform_driver(phy_axg_pcie_driver); > > + > > +MODULE_AUTHOR("Remi Pommarel <repk@triplefau.lt>"); > > +MODULE_DESCRIPTION("Amlogic AXG PCIE PHY driver"); > > +MODULE_LICENSE("GPL v2"); > > _______________________________________________ linux-amlogic mailing list linux-amlogic@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-amlogic
next prev parent reply other threads:[~2020-03-04 12:59 UTC|newest] Thread overview: 58+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-01-23 23:29 [PATCH v6 0/7] PCI: amlogic: Make PCIe working reliably on AXG platforms Remi Pommarel 2020-01-23 23:29 ` Remi Pommarel 2020-01-23 23:29 ` [PATCH v6 1/7] dt-bindings: Add AXG PCIE PHY bindings Remi Pommarel 2020-01-23 23:29 ` Remi Pommarel 2020-01-24 8:27 ` Remi Pommarel 2020-01-24 8:27 ` Remi Pommarel 2020-01-23 23:29 ` [PATCH v6 2/7] dt-bindings: Add AXG shared MIPI/PCIE analog " Remi Pommarel 2020-01-23 23:29 ` Remi Pommarel 2020-01-24 8:28 ` Remi Pommarel 2020-01-24 8:28 ` Remi Pommarel 2020-01-23 23:29 ` [PATCH v6 3/7] dt-bindings: PCI: meson: Update PCIE bindings documentation Remi Pommarel 2020-01-23 23:29 ` Remi Pommarel 2020-01-24 8:30 ` Remi Pommarel 2020-01-24 8:30 ` Remi Pommarel 2020-01-23 23:29 ` [PATCH v6 4/7] arm64: dts: meson-axg: Add PCIE PHY nodes Remi Pommarel 2020-01-23 23:29 ` Remi Pommarel 2020-01-24 8:34 ` Remi Pommarel 2020-01-24 8:34 ` Remi Pommarel 2020-01-23 23:29 ` [PATCH v6 5/7] phy: amlogic: Add Amlogic AXG MIPI/PCIE analog PHY Driver Remi Pommarel 2020-01-23 23:29 ` Remi Pommarel 2020-01-24 8:32 ` Remi Pommarel 2020-01-24 8:32 ` Remi Pommarel 2020-03-03 17:19 ` Lorenzo Pieralisi 2020-03-03 17:19 ` Lorenzo Pieralisi 2020-03-04 9:08 ` Neil Armstrong 2020-03-04 9:08 ` Neil Armstrong 2020-03-04 10:44 ` Lorenzo Pieralisi 2020-03-04 10:44 ` Lorenzo Pieralisi 2020-01-23 23:29 ` [PATCH v6 6/7] phy: amlogic: Add Amlogic AXG PCIE " Remi Pommarel 2020-01-23 23:29 ` Remi Pommarel 2020-03-04 10:47 ` Neil Armstrong 2020-03-04 10:47 ` Neil Armstrong 2020-03-04 11:01 ` Kishon Vijay Abraham I 2020-03-04 11:01 ` Kishon Vijay Abraham I 2020-03-04 13:08 ` Remi Pommarel [this message] 2020-03-04 13:08 ` Remi Pommarel 2020-03-05 4:56 ` Kishon Vijay Abraham I 2020-03-05 4:56 ` Kishon Vijay Abraham I 2020-03-05 7:00 ` Neil Armstrong 2020-03-05 7:00 ` Neil Armstrong 2020-01-23 23:29 ` [PATCH v6 7/7] PCI: amlogic: Use AXG PCIE Remi Pommarel 2020-01-23 23:29 ` Remi Pommarel 2020-01-24 8:35 ` Remi Pommarel 2020-01-24 8:35 ` Remi Pommarel 2020-01-24 8:02 ` [PATCH v6 0/7] PCI: amlogic: Make PCIe working reliably on AXG platforms Neil Armstrong 2020-01-24 8:02 ` Neil Armstrong 2020-01-24 8:37 ` Remi Pommarel 2020-01-24 8:37 ` Remi Pommarel 2020-02-24 14:15 ` Lorenzo Pieralisi 2020-02-24 14:15 ` Lorenzo Pieralisi 2020-02-29 16:07 ` Kevin Hilman 2020-02-29 16:07 ` Kevin Hilman 2020-02-29 17:10 ` Remi Pommarel 2020-02-29 17:10 ` Remi Pommarel 2020-03-03 15:03 ` Lorenzo Pieralisi 2020-03-03 15:03 ` Lorenzo Pieralisi 2020-03-04 12:28 ` Lorenzo Pieralisi 2020-03-04 12:28 ` Lorenzo Pieralisi
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20200304130811.GP2248@voidbox \ --to=repk@triplefau.lt \ --cc=bhelgaas@google.com \ --cc=devicetree@vger.kernel.org \ --cc=jbrunet@baylibre.com \ --cc=khilman@baylibre.com \ --cc=kishon@ti.com \ --cc=linux-amlogic@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-pci@vger.kernel.org \ --cc=lorenzo.pieralisi@arm.com \ --cc=martin.blumenstingl@googlemail.com \ --cc=narmstrong@baylibre.com \ --cc=robh+dt@kernel.org \ --cc=yue.wang@amlogic.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.