From: Zhiqiang Hou <Zhiqiang.Hou@nxp.com>
To: linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, lorenzo.pieralisi@arm.com,
robh+dt@kernel.org, bhelgaas@google.com, shawnguo@kernel.org,
leoyang.li@nxp.com, gustavo.pimentel@synopsys.com
Cc: minghuan.Lian@nxp.com, mingkai.hu@nxp.com, roy.zang@nxp.com,
Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Subject: [PATCHv2 0/7] PCI: layerscape: Add power management support
Date: Tue, 27 Oct 2020 15:29:54 +0800 [thread overview]
Message-ID: <20201027073001.41808-1-Zhiqiang.Hou@nxp.com> (raw)
From: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
This patch series is to add PCIe power management support for NXP
Layerscape platfroms.
Hou Zhiqiang (7):
PCI: dwc: Fix a bug of the case dw_pci->ops is NULL
PCI: layerscape: Change to use the DWC common link-up check function
dt-bindings: pci: layerscape-pci: Add a optional property big-endian
arm64: dts: layerscape: Add big-endian property for PCIe nodes
dt-bindings: pci: layerscape-pci: Update the description of SCFG
property
dts: arm64: ls1043a: Add SCFG phandle for PCIe nodes
PCI: layerscape: Add power management support
.../bindings/pci/layerscape-pci.txt | 6 +-
.../arm64/boot/dts/freescale/fsl-ls1012a.dtsi | 1 +
.../arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 6 +
.../arm64/boot/dts/freescale/fsl-ls1046a.dtsi | 3 +
drivers/pci/controller/dwc/pci-layerscape.c | 469 ++++++++++++++----
drivers/pci/controller/dwc/pcie-designware.c | 14 +-
drivers/pci/controller/dwc/pcie-designware.h | 1 +
7 files changed, 385 insertions(+), 115 deletions(-)
--
2.17.1
WARNING: multiple messages have this Message-ID (diff)
From: Zhiqiang Hou <Zhiqiang.Hou@nxp.com>
To: linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, lorenzo.pieralisi@arm.com,
robh+dt@kernel.org, bhelgaas@google.com, shawnguo@kernel.org,
leoyang.li@nxp.com, gustavo.pimentel@synopsys.com
Cc: minghuan.Lian@nxp.com, Hou Zhiqiang <Zhiqiang.Hou@nxp.com>,
mingkai.hu@nxp.com, roy.zang@nxp.com
Subject: [PATCHv2 0/7] PCI: layerscape: Add power management support
Date: Tue, 27 Oct 2020 15:29:54 +0800 [thread overview]
Message-ID: <20201027073001.41808-1-Zhiqiang.Hou@nxp.com> (raw)
From: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
This patch series is to add PCIe power management support for NXP
Layerscape platfroms.
Hou Zhiqiang (7):
PCI: dwc: Fix a bug of the case dw_pci->ops is NULL
PCI: layerscape: Change to use the DWC common link-up check function
dt-bindings: pci: layerscape-pci: Add a optional property big-endian
arm64: dts: layerscape: Add big-endian property for PCIe nodes
dt-bindings: pci: layerscape-pci: Update the description of SCFG
property
dts: arm64: ls1043a: Add SCFG phandle for PCIe nodes
PCI: layerscape: Add power management support
.../bindings/pci/layerscape-pci.txt | 6 +-
.../arm64/boot/dts/freescale/fsl-ls1012a.dtsi | 1 +
.../arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 6 +
.../arm64/boot/dts/freescale/fsl-ls1046a.dtsi | 3 +
drivers/pci/controller/dwc/pci-layerscape.c | 469 ++++++++++++++----
drivers/pci/controller/dwc/pcie-designware.c | 14 +-
drivers/pci/controller/dwc/pcie-designware.h | 1 +
7 files changed, 385 insertions(+), 115 deletions(-)
--
2.17.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2020-10-27 7:40 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-10-27 7:29 Zhiqiang Hou [this message]
2020-10-27 7:29 ` [PATCHv2 0/7] PCI: layerscape: Add power management support Zhiqiang Hou
2020-10-27 7:29 ` [PATCHv2 1/7] PCI: dwc: Fix a bug of the case dw_pci->ops is NULL Zhiqiang Hou
2020-10-27 7:29 ` Zhiqiang Hou
2020-10-27 7:29 ` [PATCHv2 2/7] PCI: layerscape: Change to use the DWC common link-up check function Zhiqiang Hou
2020-10-27 7:29 ` Zhiqiang Hou
2020-10-27 7:29 ` [PATCHv2 3/7] dt-bindings: pci: layerscape-pci: Add a optional property big-endian Zhiqiang Hou
2020-10-27 7:29 ` Zhiqiang Hou
2020-10-27 7:29 ` [PATCHv2 4/7] arm64: dts: layerscape: Add big-endian property for PCIe nodes Zhiqiang Hou
2020-10-27 7:29 ` Zhiqiang Hou
2020-10-27 7:29 ` [PATCHv2 5/7] dt-bindings: pci: layerscape-pci: Update the description of SCFG property Zhiqiang Hou
2020-10-27 7:29 ` Zhiqiang Hou
2020-10-27 7:30 ` [PATCHv2 6/7] arm64: dts: ls1043a: Add SCFG phandle for PCIe nodes Zhiqiang Hou
2020-10-27 7:30 ` Zhiqiang Hou
2020-10-27 7:30 ` [PATCHv2 7/7] PCI: layerscape: Add power management support Zhiqiang Hou
2020-10-27 7:30 ` Zhiqiang Hou
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201027073001.41808-1-Zhiqiang.Hou@nxp.com \
--to=zhiqiang.hou@nxp.com \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=gustavo.pimentel@synopsys.com \
--cc=leoyang.li@nxp.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=minghuan.Lian@nxp.com \
--cc=mingkai.hu@nxp.com \
--cc=robh+dt@kernel.org \
--cc=roy.zang@nxp.com \
--cc=shawnguo@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.